Programmable video interface card

被引:2
|
作者
Wanke, HJ
Brown, RE
Lee, WC
Groves, GK
机构
来源
关键词
multi-processing; RACEway(R); high speed bus; image processing; signal processing; video display;
D O I
10.1117/12.280637
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
As the industry moves towards open architecture standards, current image processing systems need to exploit the high computing throughput of commercially available parallel processing architectures in order to implement increasingly complex algorithms and systems. Adapting the inputs from a variety of visible and infra-red sensors to the unique requirements of multi-processing systems is essential for development of high performance real-time image processing systems. This paper describes the architecture of the Hughes Video Input Card (VIC) which provides a programmable hardware interface between imaging sensors and a high-speed parallel processor interconnect bus. In addition to providing the sensor electrical interface, the VIC supports important video processing functions by pre-conditioning the video data by image windowing, floating point data conversion, and pixel decimation. These programmable features, combined with the VIC's interface to the high-speed RACEway(R), far exceed the capabilities of any front panel data port (FPDP) input.
引用
收藏
页码:47 / 52
页数:6
相关论文
共 50 条
  • [21] Free programmable fieldbus interface
    Lippik, D
    Heimbold, T
    Zezulka, F
    PROGRAMMABLE DEVICES AND SYSTEMS, 2000, : 21 - 26
  • [22] Advances in the universal programmable interface
    McKee, DC
    TECHNOLOGIES FOR SYNTHETIC ENVIRONMENTS: HARDWARE-IN-THE-LOOP TESTING V, 2000, 4027 : 155 - 162
  • [23] A single-chip MPEG-2 MP@ML audio/video encoder/decoder with a programmable Video Interface Unit
    Chen, CT
    Chen, TC
    Jeng, FC
    Cheng, H
    Konstantinides, K
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 941 - 944
  • [24] Programmable Buildings: Architecture as an Interaction Interface Powered with Programmable Matter
    Zarzycki, Andrzej
    Decker, Martina
    ACM SIGGRAPH 2017 TALKS, 2017,
  • [25] The Implementation of Video Encryption Network Card
    Liu, Songyan
    Chen, Ting
    Pan, Xuming
    Wu, Shangru
    Jin, Fenglu
    Zhang, Cheng
    PROCEEDINGS FIRST INTERNATIONAL CONFERENCE ON ELECTRONICS INSTRUMENTATION & INFORMATION SYSTEMS (EIIS 2017), 2017, : 698 - 701
  • [26] PROGRAMMABLE PARALLEL PROCESSOR FOR VIDEO PROCESSING
    NISHITANI, T
    TAMITANI, I
    HARASAKI, H
    IEEE INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING ///, 1989, : 169 - 172
  • [27] A programmable concurrent video signal processor
    Chen, CC
    Jen, CW
    INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, PROCEEDINGS - VOL II, 1996, : 1039 - 1042
  • [28] Programmable Accelerators for Reconfigurable Video Decoder
    Rintaluoma, Tero
    Reinikka, Timo
    Rouvinen, Joona
    Boutellier, Jani
    Jaaskelainen, Pekka
    Silven, Olli
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2009, 5657 : 36 - +
  • [29] DAEWOO DEVELOPS ATM INTERFACE CARD
    KIM, NH
    ELECTRONICS-US, 1995, 68 (03): : 12 - 12
  • [30] BladeCenter midplane and media interface card
    Hughes, JE
    Patel, PS
    Zapata, IR
    Pahel, TD
    Wong, JP
    Desai, DM
    Herrman, BD
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2005, 49 (06) : 823 - 836