ESD protection design for I/O libraries in advanced CMOS technologies

被引：9

作者：

Semenov, Oleg ^{[1
]}

Somov, Sergei ^{[1
]}

机构：

[1] Freescale Semicond LLC, Res Lab, Moscow 124489, Russia

来源：

SOLID-STATE ELECTRONICS | 2008年 / 52卷 / 08期

关键词：

electrostatic discharge (ESD); failure mechanisms; ESD devices; I/O architecture;

D O I：

10.1016/j.sse.2008.05.008

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

There are several approaches for ESD protection of integrated circuits. This paper provides practical guidelines to I/O library designers to choose the right methodology for ESD protection of I/O libraries in advanced CMOS technologies. Guidelines are provided predominantly for low-voltage I/O libraries that are commonly used for general purpose interfaces and industrial low-voltage interfaces such as DDR, MLB, USB, etc. Additionally, some general background issues of ESD protection methodologies used in the industry are considered. This paper is focused on HBM and MM ESD protection solutions. Special CDM ESD protection solutions are not considered. (C) 2008 Elsevier Ltd. All rights reserved.

引用

页码：1127 / 1139

页数：13

共 50 条

[41] ESD protection with BIMOS transistor for Bulk & FDSOI advanced CMOS technology
Galy, Ph
Bourgeat, J.
Lim, T.
Fenouillet-Beranger, C.
Golanski, D.
2013 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1-2, 2013, : 171 - 174
[42] Enhanced ESD protection robustness of a lateral NPN structure in the advanced CMOS
Vassilev, V
Groeseneken, G
Steyaert, M
Maes, H
2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 605 - 606
[43] Transmission Line with 2-kV HBM Broadband ESD Protection using BIMOS and SCR in Advanced CMOS Technologies
Lim, Tekfouy
Jimenez, Jean
Heitz, Boris
Benech, Philippe
Fournier, Jean-Michel
Galy, Philippe
2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 40 - 42
[44] Toward Gated-Diode-BIMOS for thin silicon ESD protection in advanced FD-SOI CMOS technologies
De Conti, Louise
Bedecarrats, Thomas
Vinet, Maud
Cristoloveanu, Sorin
Galy, Philippe
2017 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2017,
[45] Challenges of Designing Electrostatic Discharge (ESD) Protection in Modern and Emerging CMOS Technologies
Liou, Juin J.
IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS 2013 (ISNE 2013), 2013,
[46] ESD protection design for giga-Hz high-speed I/O interfaces in a 130-nm CMOS process
Hsiao, Yuan-Wen
Ker, Ming-Dou
Chiu, Po-Yen
Huang, Chun
Tseng, Yuh-Kuang
20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 277 - +
[47] Low-capacitance ESD protection design for high-speed I/O interfaces in a 130-nm CMOS process
Hsiao, Yuan-Wen
Ker, Ming-Dou
MICROELECTRONICS RELIABILITY, 2009, 49 (06) : 650 - 659
[48] On-Chip ESD Protection Device for High-Speed I/O Applications in CMOS Technology
Chen, Jie-Ting
Lin, Chun-Yu
Ker, Ming-Dou
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (10) : 3979 - 3985
[49] ESD Protection in FinFET Technologies
Thijs, Steven
2011 IEEE INTERNATIONAL SOI CONFERENCE, 2011,
[50] I/O DESIGN OPTIMIZATION FLOW FOR RELIABILITY IN ADVANCED CMOS NODES
Cacho, F.
Gupta, A.
Aggarwal, A.
Madan, G.
Bansal, N.
Rizvi, M.
Huard, V.
Garg, P.
Arnaud, C.
Delater, R.
Roma, C.
Ripp, A.
2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,

← 1 2 3 4 5 →