Single mode Quasi-cyclic LDPC Decoder Using Modified Belief Propagation

被引：0
|
作者：
Mankar, Monica V. [1 ]
Patil, Abha [1 ]
Asutkar, G. M. [2 ]
机构：
[1] Rashtrasant Tukadoji Maharaj Nagpur Univ, Dept Elect Engn, Yeshwantrao Chavan Coll Engn, Nagpur, Maharashtra, India
[2] Rashtrasant Tukadoji Maharaj Nagpur Univ, Dept Elect & Commun Engn, Priyadarshini Inst Engn & Technol, Nagpur, Maharashtra, India
来源：
2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP) | 2014年
关键词：
Belief propagation algorithm; LDPC codes; QC-LDPC; Single mode decoder;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Low Density Parity Check codes (LDPC) have shown good error correcting performance which enables efficient and reliable communication. A subclass of LDPC codes known as quasi-cyclic LDPC codes are used whose parity check matrices consists of circulant permutation matrices. QC-LDPC codes require less memory as compared to LDPC codes. This paper presents a low complexity quasi-cyclic low density parity check (QC-LDPC) decoder. QC-LDPC codes require less memory as compared to LDPC codes. Partially parallel, low complexity decoder architecture has been designed for single-mode decoding. This decoder is modeled in Verilog, synthesized and performed place and route for the design using Xilinx ISE 12.1.
引用
收藏
页数：5
相关论文
共 50 条
  • [21] Low complexity, memory efficient decoder architecture for Quasi-Cyclic LDPC codes
    Sha, Jin
    Gao, Minglun
    Zhang, Zhongjin
    Li, Li
    Wang, Zhongfeng
    WSEAS Transactions on Circuits and Systems, 2006, 5 (04): : 590 - 595
  • [22] Block-Layered Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes
    Choi, Chang-Seok
    Lee, Hanho
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2015, 78 (02): : 209 - 222
  • [23] A high speed, low memory FPGA based LDPC decoder architecture for quasi-cyclic LDPC codes
    Saunders, Paul
    Fagan, Anthony D.
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 851 - 856
  • [24] Quantum quasi-cyclic LDPC codes
    Hagiwara, Manabu
    Imai, Hideki
    2007 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS, VOLS 1-7, 2007, : 806 - +
  • [25] Anti Quasi-Cyclic LDPC Codes
    Gholami, Zahra
    Gholami, Mohammad
    IEEE COMMUNICATIONS LETTERS, 2018, 22 (06) : 1116 - 1119
  • [26] Efficient Partial-Parallel Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes
    Zhang, Xinmiao
    Cai, Fang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (02) : 402 - 414
  • [27] A 170 Mbps (8176,7156) quasi-cyclic LDPC decoder implementation with FPGA
    Cui, Zhiqiang
    Wang, Zhongfeng
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5095 - +
  • [28] Constructing quasi-cyclic LDPC codes using a search algorithm
    Malema, Gabofetswe
    2007 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, VOLS 1-3, 2007, : 518 - 522
  • [29] Partly parallel overlapped sum-product decoder architectures for quasi-cyclic LDPC codes
    Chen, Ning
    Dai, Yongmei
    Yan, Zhiyuan
    2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 220 - 225
  • [30] Low-complexity high-speed decoder design for quasi-cyclic LDPC codes
    Wang, Zhongfeng
    Cui, Zhiqiang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (01) : 104 - 114
12345