Soft-error tolerance of an optically reconfigurable gate array VLSI

被引:0
|
作者
Fujimori, Takumi [1 ]
Watanabe, Minoru [1 ]
机构
[1] Shizuoka Univ, Grad Sch Integrated Sci & Technol, 3-5-1 Johoku, Hamamatsu, Shizuoka 4328561, Japan
关键词
Space embedded systems; Soft-error tolerance; Field programmable gate arrays; Optically reconfigurable gate arrays; RADIATION TOLERANCE; CONFIGURATION;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The damaged reactors and melted nuclear fuel of the Fukushima Daiichi nuclear power plant present an extremely intense radiation environment. Decommissioning project members are estimating that the maximum radiation intensity around the melted reactors and melted nuclear fuel is 1000 Sv/h. Since humans cannot approach the region, robots must take the lead in decommissioning operations. Such robots need semiconductor devices for operations. However, such devices are exceptionally vulnerable to radiation. Therefore, a radiation hardened optically reconfigurable gate array (ORGA) has under development. Although the ORGA is also constructed using the same radiation-vulnerable semiconductor technology as that used in currently available radiation-hardened devices, ORGAs use a holographic memory technology to increase the radiation tolerance of semiconductor device components. The soft-error tolerance has been confirmed using an americium alpha particle radiation source (Am-241) as 181 times higher than Artix-7 FPGAs using a high-speed optical scrubbing operation.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Autonomous Soft-Error Tolerance of FPGA Configuration Bits
    Das, Anup
    Venkataraman, Shyamsundar
    Kumar, Akash
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2015, 8 (02)
  • [32] Soft-error tolerance analysis and optimization of nanometer circuits
    Dhillon, YS
    Diril, AU
    Chatterjee, A
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 288 - 293
  • [33] Improving soft-error tolerance of FPGA configuration bits
    Srinivasan, S
    Gayasen, A
    Vijaykrishnan, N
    Kandemir, M
    Xie, Y
    Irwin, MJ
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 107 - 110
  • [34] Inversion/non-inversion zero-overhead dynamic optically reconfigurable gate array VLSI
    Kato, Shinichi
    Watanabe, Minoru
    PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 377 - 380
  • [35] 0.18-μm CMOS Process highly sensitive differential optically reconfigurable gate array VLSI
    Watanabe, Takahiro
    Watanabe, Minoru
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 308 - 313
  • [36] A 476-gate-count dynamic optically reconfigurable gate array VLSI chip in a standard 0.35μm CMOS technology
    Watanabe, Minoru
    Kobayashi, Fuminori
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 108 - +
  • [37] Fiber remote configuration for an optically reconfigurable gate array
    Ueno, Yumiko
    Watanabe, Minoru
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 460 - 463
  • [38] A dynamic optically reconfigurable gate array - Perfect emulation
    Seto, Daisaku
    Watanabe, Minoru
    IEEE JOURNAL OF QUANTUM ELECTRONICS, 2008, 44 (5-6) : 493 - 500
  • [39] Color configuration method for an optically reconfigurable gate array
    Fujimori, Takumi
    Watanabe, Minoru
    PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 406 - 409
  • [40] A 16-context optically reconfigurable gate array
    Nakajima, Mao
    Watanabe, Minoru
    2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 227 - 230