Failure Analysis on Power Trench MOSFET Devices with Copper Wire Bonds

被引:0
|
作者
Wu, Huixian [1 ]
Chiang, Arthur [1 ]
Le, David [1 ]
Pratchayakun, Win [1 ]
机构
[1] Vishay Siliconix, Santa Clara, CA USA
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
With gold prices steadily going up in recent years, copper wire has gained popularity as a means to reduce cost of manufacturing microelectronic components. Performance tradeoff aside, there is an urgent need to thoroughly study the new technology to allay any fear of reliability compromise. Evaluation and optimization of copper wire bonding process is critical. In this paper, novel failure analysis and analytical techniques are applied to the evaluation of copper wire bonding process. Several FA/analytical techniques and FA procedures will be discussed in detail, including novel laser/chemical/plasma decapsulation, FIB, wet chemical etching, reactive ion etching (RIE), cross-section, CSAM, SEM, EDS, and a combination of these techniques. Two case studies will be given to demonstrate the use of these techniques in copper wire bonded devices.
引用
收藏
页码:223 / 229
页数:7
相关论文
共 50 条
  • [21] Trench technology maximizes power MOSFET efficiency for laptops
    Goodenough, F
    ELECTRONIC DESIGN, 1998, 46 (02) : 41 - +
  • [22] A P-Channel Power MOSFET with a Trench Structure
    Mitsubishi Denki Giho, 71 (03):
  • [23] W-gated trench power MOSFET (WFET)
    Darwish, M
    Yue, C
    Lui, KH
    Giles, F
    Chan, B
    Chen, KI
    Pattanayak, D
    Chen, Q
    Terrill, K
    Owyang, K
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2004, 151 (03): : 238 - 242
  • [24] MOSFET Gate Open Failure Analysis In Power Electronics
    Delepaut, Christophe
    Siconolfi, Sara
    Mourra, Olivier
    Tonicello, Ferdinando
    2013 TWENTY-EIGHTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2013), 2013, : 189 - 196
  • [25] A Lateral Power MOSFET With the Double Extended Trench Gate
    Yue, Lei
    Zhang, Bo
    Li, Zaoji
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (08) : 1174 - 1176
  • [26] Gate leakage-current analysis and modelling of planar and trench power SiC MOSFET devices in extreme short-circuit operation
    Boige, F.
    Richardeau, F.
    MICROELECTRONICS RELIABILITY, 2017, 76 : 532 - 538
  • [27] UIS Analysis and Characterization of the Inverted L-Shaped Source Trench Power MOSFET
    Ng, Jacky C. W.
    Sin, Johnny K. O.
    Sumida, Hitoshi
    Toyoda, Yoshiaki
    Ohi, Akihiko
    Tanaka, Hiroyuki
    Nishimura, Takeyoshi
    Ueno, Katsunori
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3984 - 3990
  • [28] Failure Analysis on Integrated Power Devices
    Chiang, Arthur
    Le, David
    Wu, Huixian
    ISTFA 2012: CONFERENCE PROCEEDINGS FROM THE 38TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2012, : 211 - 216
  • [29] Power capability limits of power MOSFET devices
    Chung, YS
    Baird, B
    MICROELECTRONICS RELIABILITY, 2002, 42 (02) : 211 - 218
  • [30] Impact of Bond Wire Configuration on the Power Cycling Capability of Discrete SiC-MOSFET Devices
    Heimler, Patrick
    Thoenelt, Nick
    Lutz, Josef
    Basler, Thomas
    2022 24TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'22 ECCE EUROPE), 2022,