A Stacked-packaged 16-channel ADC for Ultrasound Application

被引:0
|
作者
Wu, Yimin [1 ]
Chen, Yongzhen [1 ]
Li, Manxin [1 ]
Ye, Fan [1 ]
Ren, Junyan [1 ]
机构
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a 16-channel 50MS/s 14bit ADC designed for ultrasound application, composing of two sub-chips with each 8 channels. These two sub-chips are stacked-packaged in a single chip. In order to form the sub-chip with 8 single-channel ADCs without performance decrease, the power and clock distribution tree is carefully designed. And isolation is also applied between each channel. Stacked-package technology is used to combine two sub-chips together and the layout of pins is specially optimized The design is fabricated in SMIC IP6M 0.18 mu m CMOS technology. The measurement result shows that all 16 channels work properly, achieving an average ENOB of 10.7bits, an average SNDR of 64.53dB, an average SFDR of 71.56dB, and the power consumption is 90mW/channel under 3.5MHz input.
引用
收藏
页码:245 / 248
页数:4
相关论文
共 50 条
  • [1] The sampling network for a 16-channel time-interleaved ADC
    Ji, Pengfei
    Liu, Chengyuan
    Dang, Li
    Li, Shaoxuan
    Ding, Ruixue
    Liu, Shubin
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2025, 156
  • [2] 16-CHANNEL COMMUTATOR
    IVANOV, YI
    POTOTSKAYA, IV
    GONCHARENKO, LF
    DUSHKIN, AA
    MEASUREMENT TECHNIQUES USSR, 1982, 25 (09): : 750 - 753
  • [3] Integrated 16-channel Transmit and Receive Beamforming ASIC for Ultrasound Imaging
    Dusa, Chandrashekar
    Kalalii, Samiyuktha
    Rajalakshmi, P.
    Rao, Omkeshwar
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 215 - 220
  • [4] A 16-channel Read-out ASIC for PET Application
    Xu, Hesong
    Perenzoni, Matteo
    Massari, Nicola
    Gola, Alberto
    Ferri, Alessandro
    Piemonte, Claudio
    Stoppa, David
    2015 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (NSS/MIC), 2015,
  • [5] A 16-channel 50MS/s 14bit Pipelined-SAR ADC for Integrated Ultrasound Imaging Systems
    Wu, Yimin
    Lan, Jingchao
    Chen, Min
    Ye, Fan
    Ren, Junyan
    APCCAS 2020: PROCEEDINGS OF THE 2020 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2020), 2020, : 3 - 6
  • [6] A 16-channel 12-bit Rail-to-Rail Successive Approxmation Register ADC for AFEs
    Jiang, Yifan
    Xi, Jianxiong
    He, Lenian
    Sun, Kexu
    2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 263 - 266
  • [7] EXTRACOCHLEAR 16-CHANNEL ELECTRODE SYSTEM
    BANFAI, P
    KARCZAG, A
    KUBIK, S
    LUERS, P
    SURTH, W
    OTOLARYNGOLOGIC CLINICS OF NORTH AMERICA, 1986, 19 (02) : 371 - 408
  • [8] A 16-Channel Programmable Antialiasing Amplifier
    Boiano, C.
    Guazzoni, C.
    Guazzoni, P.
    Zetta, L.
    Pagano, A.
    2010 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD (NSS/MIC), 2010, : 1389 - 1391
  • [9] 16-channel digital TDC chip
    Universites Paris 6 et 7, Paris, France
    IEEE Nucl Sci Symp Med Imaging Conf, (447-452):
  • [10] ColdADC_P2: A 16-Channel Cryogenic ADC ASIC for the Deep Underground Neutrino Experiment
    Grace, C.
    Braga, D.
    Chen, H.
    Christian, D.
    Dabrowski, M.
    Deptuch, G.
    Dwyer, D.
    Fried, J.
    Gao, S.
    Hoff, J.
    Holm, S.
    Lin, C. -j.
    Lopriore, E.
    Lu, Y.
    Luk, K. -b.
    Miryala, S.
    Prakash, T.
    Richardson, H.
    Shenai, A.
    Tarpara, E.
    Vernon, E.
    Zhang, J.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2022, 69 (01) : 105 - 112