Implementation of HDLC Controller Design using Verilog HDL

被引：0

作者：

Nagpurwala, Armaan Hasan ^{[1
]}

Sundaresan, C. ^{[1
]}

Chaitanya, C. V. S. ^{[1
]}

机构：

[1] Manipal Univ, SOIS, Manipal, India

来源：

2013 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND SYSTEM ENGINEERING (ICEESE) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

HDLC Protocol is used to send the data in the form of frames, a controller controls the flow of data in DATA LINK LAYER of OSI model. HDLC protocol is used to transmit frames in logic link layer of Data link Layer. HDLC frame consists of an 8 bit Flag bit as 01111110, followed by control bits, information bits, fcs bits (CRC), address bits and terminates with flag bit. It involves processing of data before transmission, termed as Zero Stuffing, which is a special feature of HDLC protocol. A FIFO is used to transmit the data in the order of First In First Out. When complete data is transmitted, FIFO generates empty signal and the transmission of fcs, control, information and address bits begins. In the receiver side, detection of flag bits marks the beginning of new frame and zero unstuffing of data is performed. The unstuffed data is stored in variable length memory. The architecture for HDLC protocol has been proposed in this paper. The proposed model is implemented and verified using Verilog HDL.

引用

页码：7 / 10

页数：4

共 50 条

[1] A VLSI Implementation of Four-Phase Lift Controller Using Verilog HDL
Kumar, Manish
Singh, Priyanka
Singh, Shesha
INTERNATIONAL CONFERENCE ON MATERIALS, ALLOYS AND EXPERIMENTAL MECHANICS (ICMAEM-2017), 2017, 225
[2] Design & Implementation of Home Security System using Verilog-HDL
Husin, M. H.
Tening, E. B.
Sabri, M. F. M.
INTERNATIONAL CONFERENCE ON ADVANCES SCIENCE AND CONTEMPORARY ENGINEERING 2012, 2012, 50 : 800 - 807
[3] Verilog-HDL Based Implementation of a Fuzzy Logic Controller for Embedded Systems
Baldania, M. D.
Patki, A. B.
Sapkal, A. M.
2013 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2013, : 365 - 368
[4] Design of Reconfigurable Cache Memory Using Verilog HDL
Manjunatha, K. N.
Kanagasabapati
Yellampalli, Siva S.
2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT - 2018), 2018, : 1171 - 1176
[5] The Verilog-HDL-based controller design of the magnetostrictive linear position sensor
Chang, XM
Li, YY
Yao, SX
Wakiwaka, H
ISTM/2005: 6th International Symposium on Test and Measurement, Vols 1-9, Conference Proceedings, 2005, : 3676 - 3679
[6] Ingenious digital controller for Switched Reluctance Motor using Verilog (HDL)
Paramasivam, S
Arumugam, R
Vijayan, S
Balamurugan, S
Venkatesan, G
Umamaheswari, B
IEEE TENCON 2003: CONFERENCE ON CONVERGENT TECHNOLOGIES FOR THE ASIA-PACIFIC REGION, VOLS 1-4, 2003, : 993 - 997
[7] FPGA-based matrix keyboard common IP core design and the Implementation using Verilog HDL
Huang, Weihua
Jia, Licheng
2017 SECOND INTERNATIONAL CONFERENCE ON MECHANICAL, CONTROL AND COMPUTER ENGINEERING (ICMCCE), 2017, : 161 - 164
[8] Implementation of Jacobi Iterative Solver in Verilog HDL
Tamuli, Manashwi
Debnath, Shreyasee
Ray, Ashok
Majumdar, Swanirbhar
2016 2ND INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, ENERGY & COMMUNICATION (CIEC), 2016, : 103 - 105
[9] System Verilog based Design and Implementation of LCD Controller IP Core
Chandran, Mithuna O.
Libin, T. T.
Rao, S. Krishnakumar
Oommen, Biju C.
2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
[10] Design and Implementation of a Multi-channel HDLC Protocol Controller based on FPGA
Gu Yonghong
Huang Wei
Yang Qiaoli
MANUFACTURING SCIENCE AND TECHNOLOGY, PTS 1-8, 2012, 383-390 : 6840 - 6845

← 1 2 3 4 5 →