Fully Integrated CMOS Doherty Power Amplifier with Network Matching Optimization for Die Size Reduction

被引：0

作者：

Carneiro, Marcos L. ^{[1
,2
]}

Deltimple, Nathalie ^{[2
]}

Carvalho, Paulo H. P. ^{[1
]}

Belot, Didier ^{[3
]}

Kerherve, Eric ^{[2
]}

机构：

[1] Univ Brasilia, Dept Elect Engn, Brasilia, DF, Brazil

[2] Univ Bordeaux, IMS Lab, Talence, France

[3] STMicroelectronics, Crolles, France

来源：

2014 44TH EUROPEAN MICROWAVE CONFERENCE (EUMC) | 2014年

关键词：

CMOS integrated circuit; design methodology; power amplifier; circuit optimization;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Impedance network topology optimization method is proposed for saving die area and increasing performance. The technique was applied on a fully integrated Doherty Power Amplifier design in 65nm CMOS technology. Measurement results achieve a constant 24% PAE performance over a 7 dB backoff, P-out of 23.4dBm and 15dB of gain. The optimization allowed the reduction of the number of inductors which reduced in 59% the expected die area and also increased the PAE mean performance in 5% on the high power stage and the P-out in 2dB.

引用

页码：1269 / 1272

页数：4

共 50 条

[1] Fully Integrated CMOS Doherty Power Amplifier with Network Matching Optimization for Die Size Reduction
Carneiro, Marcos L.
Deltimple, Nathalie
Carvalho, Paulo H. P.
Belot, Didier
Kerherve, Eric
2014 9TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE (EUMIC), 2014, : 325 - 328
[2] A symmetrical fully-integrated CMOS doherty power amplifier
Ebazadeh, Samira
Meghdadi, Masoud
Medi, Ali
MICROELECTRONICS JOURNAL, 2024, 148
[3] Fully integrated Doherty power amplifier in CMOS 65 nm with constant PAE in Backoff
Marcos L. Carneiro
Eric Kerhervé
Nathalie Deltimple
Didier Belot
Paulo Henrique Portela de Carvalho
Analog Integrated Circuits and Signal Processing, 2015, 82 : 89 - 97
[4] Fully integrated Doherty power amplifier in CMOS 65 nm with constant PAE in Backoff
Carneiro, Marcos L.
Kerherve, Eric
Deltimple, Nathalie
Belot, Didier
Portela de Carvalho, Paulo Henrique
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 82 (01) : 89 - 97
[5] A 2.4 GHz fully integrated cascode-cascade CMOS doherty power amplifier
Yang, Li-Yuan
Chen, Hsin-Shu
Chen, Yi-Jan Emery
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2008, 18 (03) : 197 - 199
[6] Fully-integrated concurrent dual-band CMOS power amplifier with switchless matching network
Yoon, Y.
Kim, H.
Cha, J.
Lee, O.
Kim, H. S.
Kim, W.
Lee, C. -H.
Laskar, J.
ELECTRONICS LETTERS, 2011, 47 (11) : 659 - 660
[7] A Broadband CMOS Doherty Power Amplifier with Asymmetric-Transformer-based Output Matching Network
Jung, Kyung Pil
Choi, Oung Soon
Park, Chul Soon
2022 14TH GLOBAL SYMPOSIUM ON MILLIMETER-WAVES & TERAHERTZ (GSMM 2022), 2022, : 110 - 112
[8] A Fully Integrated Dual-Band CMOS Power Amplifier Using a Variable Switched Interstage Matching Network
Bhattacharya, Ritabrata
Gupta, Robin
Basu, Ananjan
Rawat, Karun
Koul, Shiban K.
IETE JOURNAL OF RESEARCH, 2014, 60 (02) : 139 - 144
[9] Fully Integrated Asymmetric Doherty Amplifier Based on Two-Power-Level Impedance Optimization
Ishikawa, Ryo
Takayama, Yoichiro
Honjo, Kazuhiko
2018 48TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2018, : 1221 - 1224
[10] Fully Integrated Asymmetric Doherty Amplifier Based on Two-Power-Level Impedance Optimization
Ishikawa, Ryo
Takayama, Yoichiro
Honjo, Kazuhiko
2018 13TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2018, : 253 - 256

← 1 2 3 4 5 →