A Lifetime Aware Buffer Assignment Method for Streaming Applications on DRAM/PRAM Hybrid Memory

被引:1
|
作者
Lee, Daeyoung [1 ]
Oh, Hyunok [1 ]
机构
[1] Hanyang Univ, Dept Informat Syst, Seoul, South Korea
基金
新加坡国家研究基金会;
关键词
Algorithms; Reliability; Endurance; synchronous dataflow graph; schedule; phase change RAM; SOFTWARE;
D O I
10.1145/2435227.2435232
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article proposes a lifetime aware buffer assignment method for streaming applications like multimedia specified in a synchronous dataflow (SDF) graph on a DRAM/PRAM hybrid memory in which the endurance of PRAM is limited. We determine whether buffers are assigned to DRAM or PRAM to minimize the writing frequency of PRAM. To solve the problems, we formulate them using Answer Set Programming. Experimental results show that the proposed approach increases the PRAM lifetime by 63% compared with no optimization, and shows the tradeoff between PRAM and DRAM size to guarantee a lifetime constraint.
引用
收藏
页数:17
相关论文
共 50 条
  • [31] Memory-Aware Optimal Scheduling with Communication Overhead Minimization for Streaming Applications on Chip Multiprocessors
    Wang, Yi
    Liu, Duo
    Qin, Zhiwei
    Shao, Zili
    31ST IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2010), 2010, : 350 - 359
  • [32] An OS-level Data Distribution Method in DRAM-PCM Hybrid Memory
    Zhang, Hongbin
    Fan, Jie
    Shu, Jiwu
    ADVANCED COMPUTER ARCHITECTURE, ACA 2016, 2016, 626 : 1 - 14
  • [33] WIRD: An Efficiency Migration Scheme in Hybrid DRAM and PCM Main Memory for Image Processing Applications
    Niu, Na
    Fu, Fangfa
    Yang, Bing
    Yuan, Jiacai
    Lai, Fengchang
    Wang, Jinxiang
    IEEE ACCESS, 2019, 7 : 35941 - 35951
  • [34] VAIL: A Victim-Aware Cache Policy to improve NVM Lifetime for hybrid memory system
    Zhou, Fang
    Wu, Song
    Jia, Youchuang
    Gao, Xiang
    Jin, Hai
    Liao, Xiaofei
    Yuan, Pingpeng
    PARALLEL COMPUTING, 2019, 87 : 70 - 76
  • [35] CLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures
    Lee, Soyoon
    Bahn, Hyokyung
    Noh, Sam H.
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (09) : 2187 - 2200
  • [36] WPA: Write Pattern Aware Hybrid Disk Buffer Management for Improving Lifespan of NAND Flash Memory
    Choi, Jun-Hyeong
    Kim, Kyung Min
    Kwak, Jong Wook
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2020, 66 (02) : 193 - 202
  • [37] Q-Selector-Based Prefetching Method for DRAM/NVM Hybrid Main Memory System
    Kim, Jeong-Geun
    Kim, Shin-Dug
    Yoon, Su-Kyung
    ELECTRONICS, 2020, 9 (12) : 1 - 14
  • [38] Migration-aware slot-based memory request scheduler to guarantee QoS in DRAM-PCM hybrid memories
    Aswathy, N. S.
    Kapoor, Hemangee K.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2024, 152
  • [39] History table-based linear analysis method for DRAM-PCM hybrid memory system
    Kim, Jeong-Geun
    Jo, Yoon-Su
    Yoon, Su-Kyung
    Kim, Shin-Dug
    JOURNAL OF SUPERCOMPUTING, 2021, 77 (11): : 12924 - 12952
  • [40] Performance characterization of a DRAM-NVM hybrid memory architecture for HPC applications using Intel Optane DC Persistent Memory Modules
    Patil, Onkar
    Ionkov, Latchesar
    Lee, Jason
    Mueller, Frank
    Lang, Michael
    MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2019, : 288 - 303