Linearity and low-noise performance of SOI MOSFETs for RF applications

被引:79
|
作者
Adan, AO [1 ]
Yoshimasu, T [1 ]
Shitara, S [1 ]
Tanba, N [1 ]
Fukumi, M [1 ]
机构
[1] Sharp Co Ltd, IC Dev Grp, Nara 6328567, Japan
关键词
CMOS; linearity; LNA; MOSFET; noise; RF; SOI;
D O I
10.1109/16.998598
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The MOSFET parameters important for RF application at GHz frequencies: a) transition frequency, b) noise figure, and c) linearity are analyzed and correlated with substrate type. This work demonstrates that, without process changes, high-resistivity silicon-on-insulator (high-p SOI) substrates can successfully enhance the RF performance of on-chip inductors and fully depleted (FD)-SOI devices in terms of reducing substrate losses and parasitics. The linearity limitations of the SOI low-breakdown voltage and "kink" effect are addressed by judicious device and circuit design. Criteria for device optimization are derived. A NF = 1.7 dB at 2.5 GHz for a 0.25 mum FD-SOI low-noise amplifier (LNA) on high-p SOI substrate obtained the lowest noise figure for applications in the L and S-bands.
引用
收藏
页码:881 / 888
页数:8
相关论文
共 50 条
  • [31] Impact of latch phenomenon on low frequency noise in SOI MOSFETs
    Jomaah, J
    Balestra, F
    MICROELECTRONICS RELIABILITY, 1998, 38 (04) : 567 - 570
  • [32] Influence of a tunneling gate current on the noise performance of SOI MOSFETs
    Pailloncy, G
    Iniguez, B
    Dambrine, G
    Danneville, F
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 55 - 57
  • [33] Effects of sidewall spacer layers on thermal and low frequency noise performance of SOI UTB MOSFETs
    Swagata Bhattacherjee
    Abhijit Biswas
    Microsystem Technologies, 2022, 28 : 653 - 658
  • [34] A Wideband CMOS Noise-Canceling Low-Noise Amplifier With High Linearity
    Chung, Taeyoung
    Lee, Hankyu
    Jeong, Daechul
    Yoon, Jehyung
    Kim, Bumman
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2015, 25 (08) : 547 - 549
  • [35] Effects of sidewall spacer layers on thermal and low frequency noise performance of SOI UTB MOSFETs
    Bhattacherjee, Swagata
    Biswas, Abhijit
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2022, 28 (03): : 653 - 658
  • [36] A UWB CMOS low-noise amplifier with noise reduction and linearity improvement techniques
    Jafari, Babak Mazhab
    Yavari, Mohammad
    MICROELECTRONICS JOURNAL, 2015, 46 (02) : 198 - 206
  • [37] Low noise RF MOSFETs on flexible plastic substrates
    Kao, HL
    Chin, A
    Hung, BF
    Lee, CF
    Lai, JM
    McAlister, SP
    Sarnudra, GS
    Yoo, WJ
    Chi, CC
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (07) : 489 - 491
  • [38] Low-noise high-temperature SOI analog circuits
    Dessard, V
    Iniguez, B
    Adriaensen, S
    Flandre, D
    PROGRESS IN SOI STRUCTURES AND DEVICES OPERATING AT EXTREME CONDITIONS, 2002, 58 : 189 - 209
  • [39] Design of Low-Power Reconfigurable Low-Noise Amplifier with Enhanced Linearity
    Bisht, Rajani
    Qureshi, S.
    PROCEEDINGS OF THE 2019 IEEE REGION 10 CONFERENCE (TENCON 2019): TECHNOLOGY, KNOWLEDGE, AND SOCIETY, 2019, : 1216 - 1219
  • [40] BOOTSTRAP BOOSTS GAIN OF LOW-NOISE RF PREAMP
    TURNER, RJ
    ELECTRONICS, 1971, 44 (11): : 57 - &