Performance Dependence on Width-to-Length Ratio of Si Cap/SiGe Channel MOSFETs

被引:6
|
作者
Chang, Wen-Teng [1 ]
Lin, Yu-Seng [1 ]
机构
[1] Natl Univ Kaohsiung 811, Dept Elect Engn, Kaohsiung, Taiwan
关键词
MOSFET; piezoresistance coefficient; strained SiGe; threshold voltage; transconductance; THRESHOLD-VOLTAGE; TENSILE; ENHANCEMENT; MOBILITY;
D O I
10.1109/TED.2013.2281397
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper measures the n- and p-MOSFETs fabricated through 65-nm high-k/metal gate CMOSFET process flow. The [110] channels of the Si cap on SiGe with different width (W) and length (L) ratios were compared with Si-only channels. The results show that a high W-L ratio in the [110] n-channel can alleviate the degradation of biaxial compressive stress. Meanwhile, a low W-L ratio in the p-channel can improve the performance; however, the ratio should at least be below two in this paper. The dominance of the longitudinal or transverse configurations successfully explains this phenomenon because of the reliance of the different levels of piezoresistance coefficient on the channel orientation. The threshold voltage shifts versus the W-L ratio in the p-channel is in agreement with the result. The result is verified by a quantitative current comparison at a high bias in the n-/p-channels between the strained SiGe and Si-only channels, which shows that an extreme W-L ratio in the original biaxially strained SiGe channel can result in longitudinal or transverse strain, thereby leading to different levels of performance degradation/improvement.
引用
收藏
页码:3663 / 3668
页数:6
相关论文
共 50 条
  • [41] Lateral Ge/SiGe/Si hetero-channel p-type MOSFETs
    Chen, Chia-Yu
    Liu, Yang
    Kim, Jongchol
    Dutton, Robert W.
    2009 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2009, : 21 - 22
  • [42] Study of Strained-Si/SiGe Channel p-MOSFETs Using TCAD
    Das, Sanghamitra
    Dash, Tara Prasanna
    Nanda, Rajib Kumar
    Maiti, C. K.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING & COMMUNICATION SYSTEMS, MCCS 2015, 2018, 453 : 181 - 188
  • [43] Channel-length dependence of the generation of interface states and oxide-trapped charges on drain avalanche hot carrier degradation of HfSiON/SiO2 p-channel MOSFETs with strained Si/SiGe channel
    Kim, Hyeokjin
    Roh, Giyoun
    Kang, Bongkoo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (SM)
  • [44] Modelling and Optimization of Phase Locked Loop under Constrained Channel Length and Width of MOSFETs
    Umakanta Nanda
    Debiprasad Priyabrata Acharya
    Debasish Nayak
    Prakash Kumar Rout
    Silicon, 2022, 14 : 1471 - 1477
  • [45] Modelling and Optimization of Phase Locked Loop under Constrained Channel Length and Width of MOSFETs
    Nanda, Umakanta
    Acharya, Debiprasad Priyabrata
    Nayak, Debasish
    Rout, Prakash Kumar
    SILICON, 2022, 14 (04) : 1471 - 1477
  • [46] A novel channel resistance ratio method for effective channel length and series resistance extraction in MOSFETs
    Niu, GF
    Mathew, SJ
    Cressler, JD
    Subbanna, S
    SOLID-STATE ELECTRONICS, 2000, 44 (07) : 1187 - 1189
  • [47] ON THE CHANNEL-LENGTH DEPENDENCE OF THE HOT-CARRIER DEGRADATION OF N-CHANNEL MOSFETS
    BELLENS, R
    HEREMANS, P
    GROESENEKEN, G
    MAES, HE
    IEEE ELECTRON DEVICE LETTERS, 1989, 10 (12) : 553 - 555
  • [48] Novel SOI p-channel MOSFETs with higher strain in Si channel using double SiGe heterostructures
    Mizuno, T
    Sugiyama, N
    Tezuka, T
    Takagi, SI
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (01) : 7 - 14
  • [49] Improved layout dependence in high performance SiGe channel CMOSFETs
    Liu, P. W.
    Chiang, W. T.
    Huang, Y. T.
    Tsai, T. L.
    Tsai, C. H.
    Tsai, C. T.
    Ma, G. H.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 161 - 162