Low power binding using linear programming

被引:0
|
作者
Shiue, WT [1 ]
Denison, J [1 ]
Horak, A [1 ]
机构
[1] Motorola Inc, SPS, ASP, Syst LEvel Design, Austin, TX 78729 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper outlines a novel approach to low power binding in high level synthesis based on linear programming methods. In order to using linear programming (LP), we first map the binding problem to a graph called a parallel graph (PG). Once the PG is created, linear programming techniques are used to search all paths through the PG to find the optimal binding that minimizes the overall power consumption due to switching activity. We benchmarked our algorithm on two applications, a second-order differential equation solver (DiffEq) and a finite impulse response filter (FIR). In our experiments, the power consumption of the DiffEq was reduced 8.2%. Power consumption for a FIR filter sharing three multipliers and three adders was reduced 18.5% while the same FIR sharing two multipliers and two adders achieved a 32.2% power reduction.
引用
收藏
页码:980 / 983
页数:4
相关论文
共 50 条