MIMO Pre-Equalization and DFE for High-Speed Off-Chip Communication

被引：0
|
作者：
Jacobs, Lennert [1 ]
Guenach, Mamoun [2 ]
Moeneclaey, Marc [1 ]
机构：
[1] Univ Ghent, Dept Telecommun & Informat Proc, Ghent, Belgium
[2] Nokia Bell Labs, Antwerp, Belgium
来源：
2016 13TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD) | 2016年
关键词：
END;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
In this contribution, we present a multiple-input multiple-output (MIMO) transceiver scheme for high-speed chip-to-chip communication over low-cost electrical interconnects. Linear MIMO pre-equalization at the transmitter is combined with decision feedback equalization (DFE) at the receiver to counteract the adverse effect of inter symbol interference (ISI) and crosstalk (XT). Considering an energy constraint at the transmit side, we derive elegant closed-form expressions for the equalization filters under a minimum mean square error (MMSE) criterion. Numerical analysis shows that the combination of linear MIMO pre-equalization and MIMO DFE allows to significantly improve the reliability of future high-speed off-chip communication.
引用
收藏
页码：177 / 182
页数：6
相关论文
共 50 条
  • [31] Boosting Off-chip Interconnects through Chip-to-Chip Capacitive Coupled Communication
    Zhang, Xiang
    Park, Dongwon
    Cheng, Chung-Kuan
    2017 IEEE 26TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2017,
  • [32] High-speed nanoLEDs for chip-scale communication
    Murillo-Borjas, Bayron Lennin
    Li, Xi
    Gu, Qing
    NANO COMMUNICATION NETWORKS, 2021, 30
  • [33] A novel technique for full-wave modeling of largescale three-dimensional high-speed on/off-chip interconnect structures
    Jiao, D
    Mazumder, M
    Chakravarty, S
    Dai, CH
    Kobrinsky, MJ
    Harmes, MC
    List, S
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 39 - 42
  • [34] Boosting Off-chip Interconnects through Power Line Communication
    Zhang, Xiang
    Coutts, Ryan
    Cheng, Chung-Kuan
    2016 IEEE 25TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2016, : 189 - 191
  • [35] DFE architectures for high-speed backplane applications
    Li, M
    Wang, S
    Kwasniewski, T
    ELECTRONICS LETTERS, 2005, 41 (20) : 1115 - 1116
  • [36] Low-complexity adaptive equalization for high-speed chip-to-chip communication paths by zero-forcing of jitter components
    Toifl, Thomas
    Schmatz, Martin
    Menolfi, Christian
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2006, 54 (09) : 1554 - 1557
  • [37] A transmit MIMO scheme with frequency domain pre-equalization for wireless frequency selective channels
    Choi, LU
    Murch, RD
    IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, 2004, 3 (03) : 929 - 938
  • [38] Optimized pre-equalization for gigabit polarization division multiplexed visible light communication
    Kwon, Do-Hoon
    Kim, Sung-Jin
    Yang, Se-Hoon
    Han, Sang-Kook
    OPTICAL ENGINEERING, 2015, 54 (07)
  • [39] Design of Pipelined Adaptive DFE Architecture For High Speed Channel Equalization
    Mandal, A.
    Mishra, R.
    INFOCOMMUNICATIONS JOURNAL, 2015, 7 (03): : 42 - 49
  • [40] Closed-loop Pre-equalization for Multiuser Multicarrier MIMO Systems Under QoS Restrictions
    Luna-Rivera, J. M.
    Campos-Delgado, Daniel U.
    Gutierrez, Carlos A.
    Covarrubias-Rosales, David H.
    2015 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE (WCNC), 2015, : 705 - 710
12345