FPGA-based architecture for real-time data reduction of ultrasound signals

被引:9
|
作者
Soto-Cajiga, J. A. [1 ]
Pedraza-Ortega, J. C. [2 ]
Rubio-Gonzalez, C. [1 ]
Bandala-Sanchez, M. [1 ]
Romero-Troncoso, R. de J. [3 ]
机构
[1] Ctr Ingn & Desarrollo Ind, Queretaro 76130, Qro, Mexico
[2] Univ Autonoma Queretaro, CIDIT Fac Informat, Queretaro 76230, Qro, Mexico
[3] Univ Guanajuato, DICIS, HSPdigital CA Telemat, Salamanca 36885, Gto, Spain
关键词
Ultrasound data reduction; Maxima detection; Real-time data reduction; Hardware-based reduction; FPGA processing; COMPRESSION; INSPECTION;
D O I
10.1016/j.ultras.2011.08.007
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
This paper describes a novel method for on-line real-time data reduction of radiofrequency (RF) ultrasound signals. The approach is based on a field programmable gate array (FPGA) system intended mainly for steel thickness measurements. Ultrasound data reduction is desirable when: (1) direct measurements performed by an operator are not accessible; (2) it is required to store a considerable amount of data; (3) the application requires measuring at very high speeds; and (4) the physical space for the embedded hardware is limited. All the aforementioned scenarios can be present in applications such as pipeline inspection where data reduction is traditionally performed on-line using pipeline inspection gauges (PIG). The method proposed in this work consists of identifying and storing in real-time only the time of occurrence (TOO) and the maximum amplitude of each echo present in a given RF ultrasound signal. The method is tested with a dedicated immersion system where a significant data reduction with an average of 96.5% is achieved. (C) 2011 Elsevier B.V. All rights reserved.
引用
收藏
页码:230 / 237
页数:8
相关论文
共 50 条
  • [1] A Real-time FPGA-Based Architecture for OpenSURF
    Chen, Chaoxiu
    Yong, Huang
    Zhong, Sheng
    Yan, Luxin
    MIPPR 2015: PATTERN RECOGNITION AND COMPUTER VISION, 2015, 9813
  • [2] A FPGA-based Architecture for Real-Time Image Matching
    Wang, Jianhui
    Zhong, Sheng
    Xu, Wenhui
    Zhang, Weijun
    Cao, Zhiguo
    MIPPR 2013: PARALLEL PROCESSING OF IMAGES AND OPTIMIZATION AND MEDICAL IMAGING PROCESSING, 2013, 8920
  • [3] FPGA-based architecture for motion recovering in real-time
    Arias-Estrada, M
    Maya-Rueda, SE
    Torres-Huitzil, C
    REAL-TIME IMAGING VI, 2002, 4666 : 116 - 123
  • [4] A real-time FPGA-based architecture of improved ORB
    Xie, Zizhao
    Wang, Yu
    Yan, Zhang
    Wang, Jianhui
    Zhong, Sheng
    MIPPR 2019: PARALLEL PROCESSING OF IMAGES AND OPTIMIZATION TECHNIQUES; AND MEDICAL IMAGING, 2020, 11431
  • [5] Real-time FPGA-based Anomaly Detection for Radio Frequency Signals
    Moss, Duncan J. M.
    Boland, David
    Pourbeik, Peyam
    Leong, Philip H. W.
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [6] FPGA-Based Real-Time EMTP
    Chen, Yuan
    Dinavahi, Venkata
    IEEE TRANSACTIONS ON POWER DELIVERY, 2009, 24 (02) : 892 - 902
  • [7] Fully pipelined FPGA-based architecture for real-time SIFT extraction
    Vourvoulakis, John
    Kalomiros, John
    Lygouras, John
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 40 : 53 - 73
  • [8] A DSP/FPGA-based parallel architecture for real-time image processing
    Yan, Luxin
    Zhang, Tianxu
    Zhong, Sheng
    WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 610 - 610
  • [9] FPGA-Based Parallel Hardware Architecture for Real-Time Image Classification
    Qasaimeh, Murad
    Sagahyroon, Assim
    Shanableh, Tamer
    IEEE TRANSACTIONS ON COMPUTATIONAL IMAGING, 2015, 1 (01) : 56 - 70
  • [10] FPGA-based architecture for real-time IP video and image compression
    Maroulis, D.
    Sgouros, N.
    Chaikalis, D.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5579 - +