On-chip split shared data bus architecture for SoC

被引：0
|
作者：
Yang, YS [1 ]
Roh, TM [1 ]
Lee, DW [1 ]
Kwon, WH [1 ]
Kim, J [1 ]
机构：
[1] Elect & Telecommun Res Inst, Basis Res Lab, Taejon 305700, South Korea
来源：
CDES '05: Proceedings of the 2005 International Conference on Computer Design | 2005年
关键词：
on-chip split shared data bus; low power and high speed on-chip bus;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes the split shared data bus architecture for SoC. The proposed split shared data bus split one common bus off two buses for decreasing the load capacitance and the critical delay time of the data bus. The power consumption of the proposed split shared data bus for SoC can improve by about 15 similar to 30%, compared with the conventional monolithic shared data bus.
引用
收藏
页码：104 / 108
页数：5
相关论文
共 50 条
  • [31] CoreConnect: The on-chip bus system
    Weiss, R
    ELECTRONIC DESIGN, 2001, 49 (07) : 110 - 111
  • [32] CoreConnect: The on-chip bus system
    2001, Penton Publishing Co. (49)
  • [33] Fast Shared On-Chip Memory Architecture for Efficient Hybrid Computing with CGRAs
    Lee, Jongeun
    Jeong, Yeonghun
    Seo, Sungsok
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1575 - 1578
  • [34] An On-Chip AHB Bus Tracer With Real-Time Compression and Dynamic Multiresolution Supports for SoC
    Yang, Fu-Ching
    Lin, Yi-Ting
    Kao, Chung-Fu
    Huang, Ing-Jer
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (04) : 571 - 584
  • [35] Robust on-chip bus architecture synthesis for MPSoCs under random tasks arrival
    Pandey, Sujan
    Drechsler, Rolf
    2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 561 - +
  • [36] Staggered Latch Bus: A Reliable Offset Switched Architecture for Long On-Chip Interconnect
    Eze, Melvin
    Ozturk, Ozcan
    Narayanan, Vijaykrishnan
    2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 296 - 301
  • [37] Scalable bus-based architecture handles multiple DSP cores on-chip
    Bindra, A
    ELECTRONIC DESIGN, 2000, 48 (06) : 36 - 36
  • [38] Energy/Area/Delay tradeoffs in the physical design of on-chip segmented bus architecture
    Guo, Jin
    Papanikolaou, Antonis
    Zhang, Hao
    Catthoor, Francky
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (08) : 941 - 944
  • [39] Low-power on-chip bus architecture using dynamic relative delays
    Ghoneima, M
    Ismail, Y
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 233 - 236
  • [40] Utilizing Shared Data in Chip Multiprocessors with the Nahalal Architecture
    Guz, Zvika
    Keidar, Idit
    Kolodny, Avinoam
    Weiser, Uri C.
    SPAA'08: PROCEEDINGS OF THE TWENTIETH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2008, : 1 - 10
12345