Xprova: Formal Verification Tool with Built-in Metastability Modeling

被引:1
|
作者
Tarawneh, Ghaith [1 ]
Mokhov, Andrey [1 ]
机构
[1] Newcastle Univ, Sch Elect & Elect Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England
基金
英国工程与自然科学研究理事会;
关键词
D O I
10.1109/ACSD.2017.22
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents Xprova, an open-source formal verification tool for multi-clock designs. Xprova is a model checker that can discover property violations caused by the incorrect implementation of clock domain crossing circuits. Unlike existing clock domain crossing verification tools, Xprova does not rely on structural or functional analysis to detect deviations from standard design practices. Instead, it transforms the input circuit to model the onset and propagation of metastability digitally, then conducts a state space exploration to search for property violations. This approach is intrinsically capable of identifying several well-known clock domain crossing problems including missing synchronizers, path reconvergence issues and glitches. It also improves debuggability by generating counter-example waveforms showing the onset and mechanics of metastability-induced design failures. We discuss the features, underlying methodology and implementation of the tool then present use cases to compare it to commercial alternatives.
引用
收藏
页码:74 / 79
页数:6
相关论文
共 50 条
  • [21] A Formal Verification Tool for Ethereum VM Bytecode
    Park, Daejun
    Zhang, Yi
    Saxena, Manasvi
    Daian, Philip
    Rosu, Grigore
    ESEC/FSE'18: PROCEEDINGS OF THE 2018 26TH ACM JOINT MEETING ON EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING, 2018, : 912 - 915
  • [22] Hierarchical formal verification using a hybrid tool
    Kort, Skander
    Tahar, Sofiène
    Curzon, Paul
    International Journal on Software Tools for Technology Transfer, 2003, 4 (03) : 313 - 322
  • [23] Reveal: A Formal Verification Tool for Verilog Designs
    Andraus, Zaher S.
    Liffiton, Mark H.
    Sakallah, Karem A.
    LOGIC FOR PROGRAMMING, ARTIFICIAL INTELLIGENCE, AND REASONING, PROCEEDINGS, 2008, 5330 : 343 - 352
  • [24] New verification tool has a formal air
    Lipman, J
    EDN, 1998, 43 (03) : 14 - 14
  • [25] Tool support for composition and verification of formal behavior
    Kolahi, Siamak
    Salah, Aziz
    Mizouni, Rabeb
    Dssouli, Rachida
    2007 INNOVATIONS IN INFORMATION TECHNOLOGIES, VOLS 1 AND 2, 2007, : 387 - +
  • [26] UML Automatic Verification Tool with Formal Methods
    Beato, Ma Encarnacion
    Barrio-Solorzano, Manuel
    Cuesta, Carlos E.
    de la Fuente, Pablo
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2005, 127 (04) : 3 - 16
  • [27] Design and Verification of Built-in IF Data Record and Playback Function in GNSS Receivers
    Zhang, Tisheng
    Zhang, Hongping
    Yan, Kunlun
    Liu, Jinfeng
    Niu, Xiaoji
    PROCEEDINGS OF THE 25TH INTERNATIONAL TECHNICAL MEETING OF THE SATELLITE DIVISION OF THE INSTITUTE OF NAVIGATION (ION GNSS 2012), 2012, : 2390 - 2397
  • [28] Enabling run-time system verification through built-in testing
    Brenner, Daniel
    TAIC PART - TESTING: ACADEMIC & INDUSTRIAL CONFERENCE - PRACTICE AND RESEARCH TECHNIQUES, PROCEEDINGS, 2006, : 131 - 134
  • [29] Component-Oriented Verification of Software Architectures through Built-in Tests
    Atkinson, Colin
    SOFTWARE ARCHITECTURE, 2008, 5292 : 2 - 2
  • [30] Verification of a built-in health monitoring system for bolted thermal protection panels
    Yang, JY
    Chang, FK
    SMART STRUCTURES AND MATERIALS 2005: SENSORS AND SMART STRUCTURES TECHNOLOGIES FOR CIVIL, MECHANICAL, AND AEROSPACE, PTS 1 AND 2, 2005, 5765 : 769 - 780