Xprova: Formal Verification Tool with Built-in Metastability Modeling

被引:1
|
作者
Tarawneh, Ghaith [1 ]
Mokhov, Andrey [1 ]
机构
[1] Newcastle Univ, Sch Elect & Elect Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England
基金
英国工程与自然科学研究理事会;
关键词
D O I
10.1109/ACSD.2017.22
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents Xprova, an open-source formal verification tool for multi-clock designs. Xprova is a model checker that can discover property violations caused by the incorrect implementation of clock domain crossing circuits. Unlike existing clock domain crossing verification tools, Xprova does not rely on structural or functional analysis to detect deviations from standard design practices. Instead, it transforms the input circuit to model the onset and propagation of metastability digitally, then conducts a state space exploration to search for property violations. This approach is intrinsically capable of identifying several well-known clock domain crossing problems including missing synchronizers, path reconvergence issues and glitches. It also improves debuggability by generating counter-example waveforms showing the onset and mechanics of metastability-induced design failures. We discuss the features, underlying methodology and implementation of the tool then present use cases to compare it to commercial alternatives.
引用
收藏
页码:74 / 79
页数:6
相关论文
共 50 条
  • [1] BUILT-IN TEST VERIFICATION TECHNIQUES
    ALBERT, J
    PARTRIDGE, M
    FENNELL, T
    SPILLMAN, R
    PROCEEDINGS ANNUAL RELIABILITY AND MAINTAINABILITY SYMPOSIUM, 1986, (SYM): : 252 - 257
  • [2] Synthesizable System Verilog Model For Hardware Metastability In Formal Verification
    Ismail, Ahmed
    Saafan, Haytham
    2013 SAUDI INTERNATIONAL ELECTRONICS, COMMUNICATIONS AND PHOTONICS CONFERENCE (SIECPC), 2013,
  • [3] A graphical tool for formal verification using Event-B modeling
    Karmakar, Rahul
    MULTIMEDIA TOOLS AND APPLICATIONS, 2024, 83 (04) : 10899 - 10923
  • [4] A graphical tool for formal verification using Event-B modeling
    Rahul Karmakar
    Multimedia Tools and Applications, 2024, 83 : 10899 - 10923
  • [5] A Cache System Design for CMPs with Built-In Coherence Verification
    Dalui, Mamata
    Sikdar, Biplab K.
    VLSI DESIGN, 2016,
  • [6] Modeling and formal verification of IMPP
    Khan, S
    Waheed, A
    SERP'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING RESEARCH AND PRACTICE, VOLS 1 AND 2, 2003, : 522 - 528
  • [7] FORMAL MODELING AND VERIFICATION OF MICROPROCESSORS
    WINDLEY, PJ
    IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (01) : 54 - 72
  • [8] Formal Modeling and Verification for MVB
    Xia, Mo
    Lo, Kueiming
    Shao, Shuangjia
    Sun, Mian
    JOURNAL OF APPLIED MATHEMATICS, 2013,
  • [9] ISM: A formal tool for modelling and verification
    Magnier, Janine
    Larnac, Mireille
    Chapurlat, Vincent
    Periodica Polytechnica Electrical Engineering, 1998, 42 (01): : 135 - 146
  • [10] Tool Support for Live Formal Verification
    Aravantinos, Vincent
    Kanav, Sudeep
    2017 ACM/IEEE 20TH INTERNATIONAL CONFERENCE ON MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS (MODELS 2017), 2017, : 145 - 155