On the design space exploration through the Hellfire Framework

被引:2
|
作者
Aguiar, Alexandra [1 ]
Johann Filho, Sergio [1 ]
Magalhaes, Felipe [1 ]
Hessel, Fabiano [1 ]
机构
[1] Pontificia Univ Catolica Rio Grande do Sul, Fac Informat, Porto Alegre, RS, Brazil
关键词
Design space exploration; MPSoC; OS; Framework;
D O I
10.1016/j.sysarc.2013.10.011
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Embedded systems have faced dramatic and extensive changes throughout the past years leading to each more complex designs. Thus, this article presents the Hellfire Framework, which implements a design space exploration tool based on two basic steps: explore and refine. The tool leads the designer through three main different levels of abstraction: (i) application level; (ii) OS level, and; (iii) hardware architecture level. In the application level, the initial input is a task graph that represents the application's behavior. The resulting application (divided in tasks) uses the OS we provide (and its system calls) to perform varied operations. The OS itself can be mainly configured in terms of real-time scheduling and memory occupation. Finally, the hardware architecture level allows to choose parameters regarding the processor frequency and communication infrastructure. The framework guides the designer through these levels in an explore and refine fashion so that, from a high level description of the application, the entire platform can be assembled with proper design exploration. Results show the exploration and refinement steps in the three levels we propose in different applications for MPSoC-based systems. (C) 2013 Elsevier B.V. All rights reserved.
引用
收藏
页码:94 / 107
页数:14
相关论文
共 50 条
  • [41] A Physical-Aware Framework for Memory Network Design Space Exploration
    Shen, Tianhao
    Gao, Di
    Zhang, Li
    Zhao, Jishen
    Zhuo, Cheng
    2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 865 - 871
  • [42] A framework for compiler driven design space exploration for embedded system customization
    Palem, KV
    Chakrapani, LN
    Yalamanchili, SA
    ADVANCES IN COMPUTER SCIENCE - ASIAN 2004, PROCEEDINGS, 2004, 3321 : 395 - 406
  • [43] AUGER: A Multi-Objective Design Space Exploration Framework for CGRAs
    Li, Jingyuan
    Hu, Yihan
    Dai, Yuan
    Kuang, Huizhen
    Wang, Lingli
    2023 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, ICFPT, 2023, : 88 - 95
  • [44] A Mapping Framework Based on Packing for Design Space Exploration of Heterogeneous MPSoCs
    Ristau, Bastian
    Limberg, Torsten
    Fettweis, Gerhard
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (01): : 45 - 56
  • [45] A Design Space Exploration Framework for Memristor-Based Crossbar Architecture
    Barbareschi, Mario
    Bosio, Alberto
    O'Connor, Ian
    Fiser, Petr
    Traiola, Marcello
    2022 25TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2022, : 38 - 43
  • [46] A framework for design space exploration and performance analysis of networked embedded systems
    Dep. of Computer Science, University of Cantabria, Spain
    不详
    ACM Int. Conf. Proc. Ser.,
  • [47] ACCDSE: A Design Space Exploration Framework for Convolutional Neural Network Accelerator
    Li, Zhisheng
    Wang, Lei
    Dou, Qiang
    Tang, Yuxing
    Guo, Shasha
    Zhou, Haifang
    Lu, Wenyuan
    COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2017, 2018, 600 : 22 - 34
  • [48] Fast design space exploration framework with an efficient performance estimation technique
    Kwon, S
    Lee, C
    Kim, S
    Yi, Y
    Ha, S
    PROCEEDINGS OF THE 2004 2ND WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2004, : 27 - 32
  • [49] Multi-schedule design space exploration: an alternative synthesis framework
    Dalkilic, ME
    Pitchumani, V
    INTEGRATION-THE VLSI JOURNAL, 1999, 27 (02) : 87 - 112
  • [50] Hardware-accelerated design space exploration framework for communication systems
    Kock, Markus
    Hesselbarth, Sebastian
    Pfitzner, Martin
    Blume, Holger
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 78 (03) : 557 - 571