On the design space exploration through the Hellfire Framework

被引:2
|
作者
Aguiar, Alexandra [1 ]
Johann Filho, Sergio [1 ]
Magalhaes, Felipe [1 ]
Hessel, Fabiano [1 ]
机构
[1] Pontificia Univ Catolica Rio Grande do Sul, Fac Informat, Porto Alegre, RS, Brazil
关键词
Design space exploration; MPSoC; OS; Framework;
D O I
10.1016/j.sysarc.2013.10.011
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Embedded systems have faced dramatic and extensive changes throughout the past years leading to each more complex designs. Thus, this article presents the Hellfire Framework, which implements a design space exploration tool based on two basic steps: explore and refine. The tool leads the designer through three main different levels of abstraction: (i) application level; (ii) OS level, and; (iii) hardware architecture level. In the application level, the initial input is a task graph that represents the application's behavior. The resulting application (divided in tasks) uses the OS we provide (and its system calls) to perform varied operations. The OS itself can be mainly configured in terms of real-time scheduling and memory occupation. Finally, the hardware architecture level allows to choose parameters regarding the processor frequency and communication infrastructure. The framework guides the designer through these levels in an explore and refine fashion so that, from a high level description of the application, the entire platform can be assembled with proper design exploration. Results show the exploration and refinement steps in the three levels we propose in different applications for MPSoC-based systems. (C) 2013 Elsevier B.V. All rights reserved.
引用
收藏
页码:94 / 107
页数:14
相关论文
共 50 条
  • [1] A Chisel Framework for Flexible Design Space Exploration through a Functional Approach
    Ferres, Bruno
    Mueller, Olivier
    Rousseau, Frederic
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (04)
  • [2] Hellfire: A Design Framework for Critical Embedded Systems' Applications
    Aguiar, Alexandra
    Filho, Sergio J.
    Magalhaes, Felipe G.
    Casagrande, Thiago D.
    Hessel, Fabiano
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 730 - 737
  • [3] Space Exploration Architecture and Design Framework for Commercialization
    Chen, Hao
    Ornik, Melkior
    Ho, Koki
    JOURNAL OF SPACECRAFT AND ROCKETS, 2022, 59 (02) : 538 - 551
  • [4] A Meta-Framework for Design Space Exploration
    Saxena, Tripti
    Karsai, Gabor
    18TH IEEE INTERNATIONAL CONFERENCE AND WORKSHOPS ON ENGINEERING OF COMPUTER BASED SYSTEMS (ECBS 2011), 2011, : 71 - 80
  • [5] HyperMapper: a Practical Design Space Exploration Framework
    Nardi, Luigi
    Souza, Artur
    Koeplinger, David
    Olukotun, Kunle
    2019 IEEE 27TH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS 2019), 2019, : 425 - 426
  • [6] Graphical framework for system level design space exploration
    Perko, Klemen
    Trost, Andrej
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2007, 37 (03): : 132 - 141
  • [7] A framework for design space exploration of parameterized VLSI systems
    Ascia, G
    Catania, V
    Palesi, M
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 245 - 250
  • [8] A Customizable Processor Architecture for a Design Space Exploration Framework
    Salgado, F.
    Garcia, P.
    Gomes, T.
    Cabral, J.
    Mendes, J.
    Ekpanyapong, M.
    Tavares, A.
    2012 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2012, : 129 - 133
  • [9] Framework for Simulation of Heterogeneous MpSoC for Design Space Exploration
    Tafesse, Bisrat
    Muthukumar, Venkatesan
    VLSI DESIGN, 2013, Hindawi Limited, 410 Park Avenue, 15th Floor, 287 pmb, New York, NY 10022, United States (2013)
  • [10] Modular design space exploration framework for embedded systems
    Künzli, S
    Thiele, L
    Zitzler, E
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (02): : 183 - 192