3D-Stacked Vertical Channel Nonvolatile Polymer Memory

被引:18
|
作者
Hwang, Sun Kak [1 ]
Cho, Suk Man [1 ]
Kim, Kang Lib [1 ]
Park, Cheolmin [1 ]
机构
[1] Yonsei Univ, Dept Mat Sci & Engn, Seoul 120749, South Korea
来源
ADVANCED ELECTRONIC MATERIALS | 2015年 / 1卷 / 1-2期
基金
新加坡国家研究基金会;
关键词
LOW-VOLTAGE; TRANSISTOR MEMORIES; SEMICONDUCTOR; NANOPARTICLES; FILMS;
D O I
10.1002/aelm.201400042
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
A 3D-stacked one transistor memory with vertically defined submicrometer channels is realized by carefully designing device architecture involving repetitive deposition of layers in combination with a one-step bilayer transfer of a ferroelectric layer and a semiconducting one. The devices represent a milestone in the realization of mechanically flexible, one-transistor polymer memory with high memory performance.
引用
收藏
页数:7
相关论文
共 50 条
  • [41] IMEC demonstrates feasibility of 3D-stacked IC integration
    不详
    ELECTRONICS WORLD, 2007, 113 (1855): : 4 - 4
  • [42] NDC: Analyzing the Impact of 3D-Stacked Memory plus Logic Devices on Map Reduce Workloads
    Pugsley, Seth H.
    Jestes, Jeffrey
    Zhang, Huihui
    Balasubramonian, Rajeev
    Srinivasan, Vijayalakshmi
    Buyuktosunoglu, Alper
    Davis, Al
    Li, Feifei
    2014 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS), 2014, : 190 - 200
  • [43] Algorithm/Hardware Co-optimized SAR Image Reconstruction with 3D-stacked Logic in Memory
    Sadi, Fazle
    Akin, Berkin
    Popovici, Doru T.
    Hoe, James C.
    Pileggi, Larry
    Franchetti, Franz
    2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [44] Simultaneous Multi-Layer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost
    Lee, Donghyuk
    Ghose, Saugata
    Pekhimenko, Gennady
    Khan, Samira
    Mutlu, Onur
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2016, 12 (04)
  • [45] Near-Data Acceleration of Privacy-Preserving Biomarker Search with 3D-Stacked Memory
    Glova, Alvin Oliver
    Akgun, Itir
    Li, Shuangchen
    Hu, Xing
    Xie, Yuan
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 800 - 805
  • [46] ApproxPIM: Exploiting Realistic 3D-stacked DRAM for Energy-Efficient Processing In-memory
    Tang, Yibin
    Wang, Ying
    Li, Huawei
    Li, Xiaowei
    2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 396 - 401
  • [47] Memory-Side Prefetching Scheme Incorporating Dynamic Page Mode in 3D-Stacked DRAM
    Rafique, Muhammad M.
    Zhu, Zhichun
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2021, 32 (11) : 2734 - 2747
  • [48] Design space exploration for PIM architectures in 3D-stacked memories
    de Lima, Joao Paulo C.
    Santos, Paulo Cesar
    Alves, Marco A. Z.
    Beck, Antonio C. S.
    Carro, Luigi
    2018 ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, 2018, : 113 - 120
  • [49] Thermal-Aware Memory Management Unit of 3D-Stacked DRAM for 3D High Definition (HD) Video
    Chang, Chih-Yuan
    Huang, Po-Tsang
    Chen, Yi-Chun
    Chang, Tian-Sheuan
    Hwang, Wei
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 76 - 81
  • [50] Yield Enhancement for 3D-Stacked ICs: Recent Advances and Challenges
    Xu, Qiang
    Jiang, Li
    Li, Huiyun
    Eklow, Bill
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 731 - 737