DSP Implementation of Adaptive Notch Filters With Overflow Avoidance in Fixed-Point Arithmetic

被引:0
|
作者
Ishibashi, Satoru [1 ]
Koshita, Shunsuke [1 ]
Abe, Masahide [1 ]
Kawamata, Masayuki [1 ]
机构
[1] Tohoku Univ, Sendai, Miyagi, Japan
关键词
CONSTRAINED POLES; ALGORITHM;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we implement adaptive notch filters with constrained poles and zeros ( CPZ-ANFs) using fixed-point DSP. Since the CPZ-ANFs are IIR filters that have narrow notch width, a signal can be amplified significantly in their feedback loops. Therefore, direct-form II structure suffers from high probability of overflow in its internal state. When an overflow occurs in internal state of filters, inaccurate values due to the overflow are used repeatedly to calculate the output signal of the filters. As a result, the filters do not operate correctly and therefore we have to prevent such overflow. In order to avoid the overflow, we use direct-form I structure in implementation of the CPZ-ANFs. Experimental results show that our method allows the CPZ-ANFs to operate properly on the fixed-point DSP.
引用
收藏
页码:1355 / 1360
页数:6
相关论文
共 50 条
  • [21] Implementation of Machine Learning Applications on a Fixed-Point DSP
    Bharati, Swetha K.
    Jhunjhunwala, Ashok
    2015 IEEE 28TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2015, : 1458 - 1463
  • [22] Adaptive fault tolerant digital filters with single and multiple bit errors in fixed-point arithmetic
    Leon, G.
    Jenkins, W.K.
    Conference Record of the Asilomar Conference on Signals, Systems and Computers, 1999, 1 : 659 - 662
  • [23] Elimination of overflow oscillations in fixed-point state-space digital filters using saturation arithmetic: An LMI approach
    Singh, V
    DIGITAL SIGNAL PROCESSING, 2006, 16 (01) : 45 - 51
  • [24] Fixed-point configurable hardware components for adaptive filters
    Rocher, Romuald
    Herve, Nicolas
    Menard, Daniel
    Sentieys, Oliver
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3301 - +
  • [25] Fixed-Point Arithmetic in FPGA
    Becvar, M.
    Stukjunger, P.
    ACTA POLYTECHNICA, 2005, 45 (02) : 67 - 72
  • [26] FIXED-POINT DSP IMPLEMENTATION OF ADVANCED DISCONTINUOUS PWM METHODS
    Preda, Nicolae-Stefan
    Rus, Dan Claudiu
    Incze, Ioan Iov
    Imecs, Maria
    Szabo, Csaba
    PROCEEDINGS OF 11TH INTERNATIONAL CARPATHIAN CONTROL CONFERENCE, 2010, 2010, : 149 - 152
  • [27] Fixed-point DSP implementation of Wavelet decomposition for image processing
    Frassi, G
    Bellini, A
    Proceedings of the Fourth IEEE International Symposium on Signal Processing and Information Technology, 2004, : 373 - 376
  • [28] ROUNDOFF NOISE AND ATTENUATION SENSITIVITY IN DIGITAL FILTERS WITH FIXED-POINT ARITHMETIC
    FETTWEIS, A
    IEEE TRANSACTIONS ON CIRCUIT THEORY, 1973, CT20 (02): : 174 - 175
  • [29] Fixed-point DSP implementation for a low bit rate vocoder
    Yao, Fengying
    Li, Bizhou
    Zhang, Min
    International Conference on Solid-State and Integrated Circuit Technology Proceedings, 1998, : 365 - 368
  • [30] Implementation of JPEG2000 codec on a fixed-point DSP
    Tai, HM
    Long, M
    Yang, S
    Zhou, DW
    ICCE: 2001 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2001, : 128 - 129