FPGA high-level design methodology comes into its own

被引：0
|
作者：
Kresta, D [1 ]
Johnson, T [1 ]
机构：
[1] Model Technol Inc, Portland, OR 97223 USA
来源：
ELECTRONIC DESIGN | 1999年 / 47卷 / 12期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：57 / +
页数：3
相关论文
共 50 条
  • [21] A High-Level Synthesis Design for a Scalable Hydrodynamic Simulation on OpenCL FPGA Platform
    Du, Changdao
    Yamaguchi, Yoshiki
    PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES (HEART), 2019,
  • [22] High-level modelling, analysis, and verification on FPGA-based hardware design
    Matousek, P
    Smrcka, A
    Vojnar, T
    CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, PROCEEDINGS, 2005, 3725 : 371 - 375
  • [23] DESIGN AUTOMATION CONFERENCE - HIGH-LEVEL LOGIC SYNTHESIS COMES TO THE FOREFRONT AT THIS YEARS CONFERENCE
    MCLEOD, J
    NASS, R
    ELECTRONIC DESIGN, 1989, 37 (13) : 37 - &
  • [24] High-Level Synthesis Design of Scalable Ultrafast Ultrasound Beamformer With Single FPGA
    Kou, Zhengchang
    You, Qi
    Kim, Jihun
    Dong, Zhijie
    Lowerison, Matthew R.
    Sekaran, Nathiya Vaithiyalingam Chandra
    Llano, Daniel Adolfo
    Song, Pengfei
    Oelze, Michael L.
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2023, 17 (03) : 446 - 457
  • [25] FPGA Design of Transposed Convolutions for Deep Learning Using High-Level Synthesis
    Sestito, Cristian
    Perri, Stefania
    Stewart, Robert
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2023, 95 (10): : 1245 - 1263
  • [26] An FPGA Software Defined Radio Platform with a High-Level Synthesis Design Flow
    Bhatnagar, Vaibhav
    Ouedraogo, Ganda Stephane
    Gautier, Matthieu
    Carer, Arnaud
    Sentieys, Olivier
    2013 IEEE 77TH VEHICULAR TECHNOLOGY CONFERENCE (VTC SPRING), 2013,
  • [27] High-Level Synthesis for the Design of FPGA-based Signal Processing Systems
    Casseau, Emmanuel
    Le Gal, Bertrand
    2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, : 25 - +
  • [28] FPGA Design of Transposed Convolutions for Deep Learning Using High-Level Synthesis
    Cristian Sestito
    Stefania Perri
    Robert Stewart
    Journal of Signal Processing Systems, 2023, 95 : 1245 - 1263
  • [29] Clock Skew Estimate Modeling for FPGA High-level Synthesis and Its Application
    Fujiwara, Koichi
    Kawamura, Kazushi
    Yanagisawa, Masao
    Togawa, Nozomu
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [30] A High-Level Power Model for MPSoC on FPGA
    Piscitelli, Roberta
    Pimentel, Andy D.
    IEEE COMPUTER ARCHITECTURE LETTERS, 2012, 11 (01) : 13 - 16
12345