A VLSI architecture for soft-output PR4 detection

被引：0
|
作者：
Gross, WJ [1 ]
Gaudet, VC [1 ]
Gulak, PG [1 ]
机构：
[1] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S 3G4, Canada
来源：
PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III | 2000年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 0.35 mum 3-level metal CMOS ASIC is developed for forward-backward soft-output detection of Class-IV partial response signaling. The novel, low-complexity architecture uses a difference metric and a computational kernel implemented as a limiter. The chip was verified to operate at 20 MHz (20 Mbps), the highest speed of our IC tester. Simulations predict operation of up to 150 Mbps.
引用
收藏
页码：416 / 419
页数：4
相关论文
共 50 条
  • [1] VLSI Architecture for MIMO Soft-Input Soft-Output Sphere Detection
    Adeva, Esther P.
    Seifert, Tobias
    Fettweis, Gerhard
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 70 (02): : 125 - 143
  • [2] VLSI Architecture for MIMO Soft-Input Soft-Output Sphere Detection
    Esther P. Adeva
    Tobias Seifert
    Gerhard Fettweis
    Journal of Signal Processing Systems, 2013, 70 : 125 - 143
  • [3] VLSI Architecture for Soft-Output Tuple Search Sphere Decoding
    Adeva, Esther P.
    Shah, M. Ali
    Mennenga, Bjoern
    Fettweis, Gerhard
    2011 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2011, : 222 - 227
  • [4] High Throughput VLSI Architecture for Soft-Output MIMO Detection Based on A Greedy Graph Algorithm
    Sun, Yang
    Cavallaro, Joseph R.
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 445 - 450
  • [5] VLSI implementation of soft-output sphere detector based on ONPC architecture
    College of Computer, National Univ. of Defense Technology, Changsha 410073, China
    Guofang Keji Daxue Xuebao, 2008, 6 (63-67):
  • [6] Difference metric soft-output detection: Architecture and implementation
    Gross, WJ
    Gaudet, VC
    Gulak, PG
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (10) : 904 - 911
  • [7] A radix-4 soft-output Viterbi architecture
    Haratsch, Erich F.
    Fitzpatrick, Kelly K.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 224 - 227
  • [8] Soft-output sphere decoding:: Algorithms and VLSI implementation
    Studer, Christoph
    Burg, Andreas
    Boelcskei, Helmut
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2008, 26 (02) : 290 - 300
  • [9] Trellis-Search Based Soft-Input Soft-Output MIMO Detector: Algorithm and VLSI Architecture
    Sun, Yang
    Cavallaro, Joseph R.
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2012, 60 (05) : 2617 - 2627
  • [10] A Scalable VLSI Architecture for Soft-Input Soft-Output Single Tree-Search Sphere Decoding
    Witte, Ernst Martin
    Borlenghi, Filippo
    Ascheid, Gerd
    Leupers, Rainer
    Meyr, Heinrich
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (09) : 706 - 710
12345