Modelling of crosstalk in differential through silicon vias for three-dimensional integrated circuits

被引：1

作者：

Pan, Jin-Wei ^{[1
]}

Fu, Kai ^{[1
]}

Liu, Qi ^{[1
]}

Zhao, Wen-Sheng ^{[1
]}

Dong, Linxi ^{[1
]}

Wang, Gaofeng ^{[1
]}

机构：

[1] Hangzhou Dianzi Univ, Sch Elect & Informat, Minist Educ, Key Lab RF Circuits & Syst, Hangzhou 310018, Zhejiang, Peoples R China

来源：

IET MICROWAVES ANTENNAS & PROPAGATION | 2019年 / 13卷 / 10期

基金：

中国国家自然科学基金;

关键词：

crosstalk; three-dimensional integrated circuits; equivalent circuits; silicon; integrated circuit modelling; integrated circuit noise; interference suppression; crosstalk effects; D-TSVs; equivalent circuit model; circuit elements; noise coupling; silicon substrate; differential through silicon vias; three-dimensional full-wave field solver HFSS; 3D HFSS; floating silicon substrate; Si; THROUGH-SILICON;

D O I：

10.1049/iet-map.2018.5297

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The crosstalk effects of differential through silicon vias (D-TSVs) are studied. The equivalent circuit model is developed, with the circuit elements extracted analytically. Using the three-dimensional (3D) full-wave field solver HFSS, the circuit model is validated up to 100 GHz. By virtue of the circuit model, the noise couplings in the D-TSVs are evaluated. It is found that the noise coupling can be cancelled in the D-TSVs for a particular case. Finally, the influence of floating silicon substrate on the crosstalk in the D-TSVs is investigated.

引用

页码：1529 / 1535

页数：7

共 50 条

[21] Three-dimensional integrated circuits
Topol, A. W.
La Tulipe, D. C., Jr.
Shi, L.
Frank, D. J.
Bernstein, K.
Steen, S. E.
Kumar, A.
Singco, G. U.
Young, A. M.
Guarini, K. W.
Ieong, M.
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (4-5) : 491 - 506
[22] Three-Dimensional Integrated Circuits
Henkel, Joerg
IEEE DESIGN & TEST, 2016, 33 (02) : 4 - 6
[23] Electrothermal modelling and characterisation of submicron through-silicon carbon nanotube bundle vias for three-dimensional ICs
Zhao, Wen-Sheng
Sun, Lingling
Yin, Wen-Yan
Guo, Yong-Xin
MICRO & NANO LETTERS, 2014, 9 (02): : 123 - 126
[24] A micro-channel cooling model for a three-dimensional integrated circuit considering through-silicon vias
Wang K.-J.
Sun H.-C.
Wang K.-Z.
Micro and Nanosystems, 2021, 13 (01) : 49 - 54
[25] Fabrication and testing of through-silicon vias used in three-dimensional integration
Abhulimen, I. U.
Kamto, A.
Liu, Y.
Burkett, S. L.
Schaper, L.
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2008, 26 (06): : 1834 - 1840
[26] Three-Dimensional Simulation for the Reliability and Electrical Performance of Through-Silicon Vias
Filipovic, L.
Rudolf, F.
Baer, E.
Evanschitzky, P.
Lorenz, J.
Roger, F.
Singulani, A.
Minixhofer, R.
Selberherr, S.
2014 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2014, : 341 - 344
[27] Modeling of Crosstalk in Through Silicon Vias
Engin, A. Ege
Narasimhan, Srinidhi Raghavan
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2013, 55 (01) : 149 - 158
[28] Three-Dimensional Dynamic Random Access Memories Using Through-Silicon-Vias
Kirihata, Toshiaki
Golz, John
Wordeman, Matthew
Batra, Pooja
Maier, Gary W.
Robson, Norman
Graves-abe, Troy L.
Berger, Daniel
Iyer, Subramanian S.
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2016, 6 (03) : 373 - 384
[29] Plasticity mechanism for copper extrusion in through-silicon vias for three-dimensional interconnects
Jiang, Tengfei
Wu, Chenglin
Spinella, Laura
Im, Jay
Tamura, Nobumichi
Kunz, Martin
Son, Ho-Young
Kim, Byoung Gyu
Huang, Rui
Ho, Paul S.
APPLIED PHYSICS LETTERS, 2013, 103 (21)
[30] Electromigration Induced Voiding and Resistance Change in Three-Dimensional Copper Through Silicon Vias
Rovitto, Marco
Ceric, Hajdin
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 550 - 556

← 1 2 3 4 5 →