System-Level Verification of Embedded Operating Systems Components

被引:1
|
作者
Ludwich, Mateus Krepsky [1 ]
Froehlich, Antonio Augusto [1 ]
机构
[1] Univ Fed Santa Catarina, Lab Software & Hardware Integrat LISHA, BR-88040090 Florianopolis, SC, Brazil
关键词
D O I
10.1109/SBESC.2012.39
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The increasing complexity of embedded operating systems is pushing their design to System-Level, leading to the convergence between software and hardware. In such scenario, it is highly desirable to verify system properties formally, regardless of whether their components are going to be implemented in software or hardware. In this paper, we introduce an approach to verify functional correctness and safety properties of embedded operating system components formally and at System-Level. In order to demonstrate our approach, we present a scheduler of an embedded operating system showing that such scheduler follows its specification regardless of the domain it is instantiated. The verified code was subsequently compiled using GCC yielding a software instance and using CatapultC yielding a hardware instance of the scheduler.
引用
收藏
页码:161 / 165
页数:5
相关论文
共 50 条
  • [41] Synchronization verification in system-level design with ILP solvers
    Sakunkonchak, T
    Komatsu, S
    Fujita, M
    THIRD ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2005, : 121 - 130
  • [42] Automated System-level Safety Testing Using Constraint Patterns for Automotive Operating Systems
    Byun, Taejoon
    Choi, Yunja
    30TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, VOLS I AND II, 2015, : 1815 - 1822
  • [43] Operating System-level Virtual Organization Support in XtreemOS
    Qin, An
    Yu, Haiyan
    Shu, Chengchun
    Yu, Xiaoqian
    Jegou, Yvon
    Morin, Christine
    PDCAT 2008: NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2008, : 17 - +
  • [44] Synchronization verification in system-level design with ILP solvers
    Sakunkonchak, Thanyapat
    Komatsu, Satoshi
    Fujita, Masahiro
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (12) : 3387 - 3396
  • [45] Assertion-Based Verification for System-Level Designs
    Sohofi, Hassan
    Navabi, Zainalabedin
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 582 - 588
  • [46] System-level verification methodology for advanced switch fabrics
    Sosa, J
    Montiel-Nelson, JA
    Navarro, H
    Shahdadpuri, M
    Sarmiento, R
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 187 - 198
  • [47] Reliability-Driven System-Level Synthesis for Mixed-Critical Embedded Systems
    Bolchini, Cristiana
    Miele, Antonio
    IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (12) : 2489 - 2502
  • [48] System-Level Observation Framework for Non-Intrusive Runtime Monitoring of Embedded Systems
    Lee, Jong Chul
    Lysecky, Roman
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2015, 20 (03)
  • [49] A fault-injection methodology for the system-level dependability analysis of multiprocessor embedded systems
    Miele, Antonio
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (06) : 567 - 580
  • [50] Profiling and Online System-Level Performance and Power Estimation for Dynamically Adaptable Embedded Systems
    Mu, Jingqing
    Shankar, Karthik
    Lysecky, Roman
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12 (03)