System-Level Verification of Embedded Operating Systems Components

被引:1
|
作者
Ludwich, Mateus Krepsky [1 ]
Froehlich, Antonio Augusto [1 ]
机构
[1] Univ Fed Santa Catarina, Lab Software & Hardware Integrat LISHA, BR-88040090 Florianopolis, SC, Brazil
关键词
D O I
10.1109/SBESC.2012.39
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The increasing complexity of embedded operating systems is pushing their design to System-Level, leading to the convergence between software and hardware. In such scenario, it is highly desirable to verify system properties formally, regardless of whether their components are going to be implemented in software or hardware. In this paper, we introduce an approach to verify functional correctness and safety properties of embedded operating system components formally and at System-Level. In order to demonstrate our approach, we present a scheduler of an embedded operating system showing that such scheduler follows its specification regardless of the domain it is instantiated. The verified code was subsequently compiled using GCC yielding a software instance and using CatapultC yielding a hardware instance of the scheduler.
引用
收藏
页码:161 / 165
页数:5
相关论文
共 50 条
  • [1] System-Level Assertion-Based Performance Verification for Embedded Systems
    Hatefi-Ardakani, Hassan
    Gharehbaghi, Amir Masoud
    Hessabi, Shaahin
    ADVANCES IN COMPUTER SCIENCE AND ENGINEERING, 2008, 6 : 243 - 250
  • [2] Verification-Purpose Operating System for Microprocessor System-Level Functions
    Gong, Lingkan
    Lu, Jingfen
    IEEE DESIGN & TEST OF COMPUTERS, 2010, 27 (01): : 76 - 84
  • [3] System-level assertions: approach for electronic system-level verification
    Sohofi, Hassan
    Navabi, Zainalabedin
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (03): : 142 - 152
  • [4] System-level co-simulation for embedded systems
    Ben Ayed, Mossaad
    Massaoudi, Ayman
    Alshaya, Shaya A.
    Abid, Mohamed
    AIP ADVANCES, 2020, 10 (03)
  • [5] System-Level Design of Fault-Tolerant Embedded Systems
    Girault, Alain
    ERCIM NEWS, 2006, (67): : 25 - 26
  • [6] System-Level Performance Analysis of Embedded Systems for GSM Applications
    Prasad, M. Rajendra
    Reddy, D. Krishna
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON NANO-ELECTRONICS, CIRCUITS & COMMUNICATION SYSTEMS, 2017, 403 : 287 - 302
  • [7] Reliability-Driven System-Level Synthesis of Embedded Systems
    Bolchini, Cristiana
    Miele, Antonio
    2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 35 - 43
  • [8] The Artemis workbench for system-level performance evaluation of embedded systems
    Pimentel, Andy D.
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2008, 3 (03) : 181 - 196
  • [9] System-level power/performance analysis for embedded systems design
    Nandi, A
    Marculescu, R
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 599 - 604
  • [10] A Framework for System-Level Modeling and Simulation of Embedded Systems Architectures
    Erbas, Cagkan
    Pimentel, Andy D.
    Thompson, Mark
    Polstra, Simon
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2007, (01)