NOVEL HIGH-PERFORMANCE MECHANISM FOR THE PREDICTION OF INTER-ROUTER SWITCH ALLOCATION

被引：0
|
作者：
Cao, Jian [1 ]
Jiao, Hai [1 ]
Wang, Yuan [1 ]
Zhang, Qihui [1 ]
Zhang, Xing [1 ]
机构：
[1] Peking Univ, Sch Software & Microelect, Beijing, Peoples R China
来源：
ELECTRONICS WORLD | 2015年 / 121卷 / 1953期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：28 / 31
页数：4
相关论文
共 50 条
  • [11] A high-performance ATM switch with multicasting
    Ho, JD
    Sharma, NK
    GLOBECOM'99: SEAMLESS INTERCONNECTION FOR UNIVERSAL SERVICES, VOL 1-5, 1999, : 1396 - 1400
  • [12] A high-performance processor allocation strategy
    Chang, JM
    INTERNATIONAL SOCIETY FOR COMPUTERS AND THEIR APPLICATIONS 10TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 1997, : 110 - 114
  • [13] Safe and High-Performance Control Allocation
    de Castro, Ricardo
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 2022, 67 (06) : 3120 - 3127
  • [14] RoShaQ: High-Performance On-Chip Router with Shared Queues
    Tran, Anh T.
    Baas, Bevan M.
    2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 232 - 238
  • [15] Development of high-performance and wide-bandwidth IP router
    Funae, H
    Sudama, T
    Okumiya, K
    Fukunaga, M
    Houji, T
    Sumida, K
    NEC RESEARCH & DEVELOPMENT, 1999, 40 (01): : 96 - 102
  • [16] Design and Implementation of High-Performance Space Router Based on FPGA
    Zhou, Dong
    Shen, Xiaohu
    Li, Ke
    Feng, Guoping
    Wang, Luyuan
    2019 IEEE 11TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN 2019), 2019, : 704 - 708
  • [17] A fast and high-performance global router with enhanced congestion control
    Bai, Xiqiong
    Chen, Yilu
    Lin, Zhifeng
    Wei, Min
    Cai, Zhijie
    Zhu, Ziran
    Chen, Jianli
    INTEGRATION-THE VLSI JOURNAL, 2024, 99
  • [18] HPP Switch: A novel high performance switch for HPC
    Wang, Dawei
    Cao, Zheng
    Liu, Xinchun
    Sun, Ninghui
    16TH ANNUAL IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, 2008, : 145 - 153
  • [19] Performance modeling of a reconfigurable shared buffer for high-speed switch/router
    Wu, Ling
    Li, Cheng
    2008 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, PROCEEDINGS, VOLS 1-13, 2008, : 5674 - +
  • [20] Design and implementation of the packet scheduling mechanism in high performance router
    Jiang, Yong
    Wu, Jianping
    Sun, Xiaoxia
    Xu, Mingwei
    2002, Inst. of Scientific and Technical Information of China (12):
12345