A Flexible Approach for Compiling Scilab to Reconfigurable Multi-Core Embedded Systems

被引:0
|
作者
Stripf, Timo [1 ]
Oey, Oliver [1 ]
Bruckschloegl, Thomas [1 ]
Koenig, Ralf [1 ]
Huebner, Michael [1 ,2 ]
Becker, Juergen [1 ]
Goulas, George [6 ]
Alefragis, Panayiotis [6 ]
Voros, Nikolaos S. [6 ]
Rauwerda, Gerard [3 ]
Sunesen, Kim [3 ]
Derrien, Steven [7 ]
Menard, Daniel [7 ]
Sentieys, Olivier [7 ]
Kavvadias, Nikolaos [4 ,5 ]
Dimitroulakos, Grigoris [4 ,5 ]
Masselos, Kostas [4 ]
Goehringer, Diana [1 ,8 ]
Perschke, Thomas [9 ]
Kritharidis, Dimitrios
Mitas, Nikolaos
机构
[1] Karlsruhe Inst Technol, Karlsruhe, Germany
[2] Ruhr Univ Bochum, Bochum, Germany
[3] Recore Syst, Enschede, Netherlands
[4] Univ Peloponnese, Peloponnese, Greece
[5] Intracom SA Telecom Sol, Athens, Greece
[6] Technol Educ Inst Mesolonghi, Mesolonghi, Greece
[7] Univ Rennes 1, INRIA Res Inst, F-35014 Rennes, France
[8] Fraunhofer Inst Optron, Syst Technol & Image Exploitat, Freiburg, Germany
[9] Karlsruhe Inst Technol, D-76021 Karlsruhe, Germany
基金
欧盟第七框架计划;
关键词
KAHRISMA;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The mapping process of high performance embedded applications to today's reconfigurable multiprocessor System-on-Chip devices suffers from a complex toolchain and programming process. Thus, the efficient programming of such architectures in terms of achievable performance and power consumption is limited to experts only. Enabling them to non-experts requires a simplified programming process that hides the complexity of the underlying hardware - introduced by software parallelism of multiple cores and the flexibility of reconfigurable architectures - to the end user. The Architecture oriented paraLlelization for high performance embedded Multi-core systems using scilAb (ALMA) European project aims to bridge these hurdles through the introduction and exploitation of a Scilab- and architecture-description-language-based toolchain which enables the efficient mapping of applications on multiprocessor platforms from high level of abstraction. This holistic solution of the toolchain allows the complexity of both the application and the architecture to be hidden, which leads to a better acceptance, reduced development costs, and shorter time-to-market.
引用
收藏
页数:8
相关论文
共 50 条
  • [31] Energy Aware Dynamic Load Balancer for Embedded Multi-core Systems
    Pundkar, Sachin Ramesh
    Karmakar, Surajit Pradeep
    Mishra, Samir Kumar
    Singh, Surendra
    Vrind, Tushar
    2022 35TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID 2022) HELD CONCURRENTLY WITH 2022 21ST INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (ES 2022), 2022, : 56 - 61
  • [32] CaPPS: cache partitioning with partial sharing for multi-core embedded systems
    Zang, Wei
    Gordon-Ross, Ann
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2016, 20 (01) : 65 - 92
  • [33] Resource allocation robustness in multi-core embedded systems with inaccurate information
    Li, Jiayin
    Ming, Zhong
    Qiu, Meikang
    Quan, Gang
    Qin, Xiao
    Chen, Tianzhou
    JOURNAL OF SYSTEMS ARCHITECTURE, 2011, 57 (09) : 840 - 849
  • [34] Deterministic Memory Hierarchy and Virtualization for Modern Multi-Core Embedded Systems
    Kloda, Tomasz
    Solieri, Marco
    Mancuso, Renato
    Capodieci, Nicola
    Valente, Paolo
    Bertogna, Marko
    25TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2019), 2019, : 1 - 14
  • [35] CaPPS: cache partitioning with partial sharing for multi-core embedded systems
    Wei Zang
    Ann Gordon-Ross
    Design Automation for Embedded Systems, 2016, 20 : 65 - 92
  • [36] Timing Prediction for Dynamic Application Migration on Multi-Core Embedded Systems
    Li, Zheng
    Wu, Hao
    He, Shuibing
    2018 IEEE 4TH INTERNATIONAL CONFERENCE ON BIG DATA SECURITY ON CLOUD (BIGDATASECURITY), 4THIEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE AND SMART COMPUTING, (HPSC) AND 3RD IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT DATA AND SECURITY (IDS), 2018, : 159 - 164
  • [37] A guidance framework for synthesis of multi-core reconfigurable real-time systems
    Lakhdhar, Wafa
    Mzid, Rania
    Khalgui, Mohamed
    Frey, Georg
    Li, Zhiwu
    Zhou, MengChu
    INFORMATION SCIENCES, 2020, 539 : 327 - 346
  • [38] Virtualized On-Chip Distributed Computing for Heterogeneous Reconfigurable Multi-Core Systems
    Werner, Stephan
    Oey, Oliver
    Goehringer, Diana
    Huebner, Michael
    Becker, Juergen
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 280 - 283
  • [39] Embedded Real-time S/W Beamforming Platform with Reconfigurable Multi-core Processors
    Kim, Minsoo
    Son, Changyong
    Lee, Kangeun
    Kim, Do-Hyung
    Lee, Shihwa
    MEDICAL IMAGING 2013: ULTRASONIC IMAGING, TOMOGRAPHY, AND THERAPY, 2013, 8675
  • [40] A reconfigurable processor architecture combining multi-core and reconfigurable processing units
    Like Yan
    Binbin Wu
    Yuan Wen
    Shaobin Zhang
    Tianzhou Chen
    Telecommunication Systems, 2014, 55 : 333 - 344