Parallel Protein Identification Using an FPGA-Based Solution

被引:1
|
作者
Casasopra, Fabiola [1 ]
Bianchi, Gea [1 ]
Durelli, Gianluca C. [1 ]
Santambrogio, Marco D. [1 ]
机构
[1] Politecn Milan, Dipartimento Elett Informaz & Bioingn, Milan, Italy
来源
2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW) | 2016年
关键词
D O I
10.1109/IPDPSW.2016.170
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The ability to rapidly identify a given protein from small subsamples (i.e. peptides) is at the basis of fundamental applications in the medical field. At the basis of protein identification we have a string matching problem which is computational intensive if we consider that the complexity of the algorithm scales with the length of the string and the number of sweeps of the database that are needed. In this paper we present an improvement for the FPGA-based string matching solution available in the literature improving the amount of parallelism exploited by the solution achieving a 1.63x reduction of the energy needed for the task over the literature and a 5.75x reduction when compared with high-end workstation.
引用
收藏
页码:295 / 299
页数:5
相关论文
共 50 条
  • [41] Parallel implementation of Cholesky LLT-algorithm in FPGA-based processor
    Maslennikow, Oleg
    Lepekha, Volodymyr
    Sergiyenko, Anatoli
    Tomas, Adam
    Wyrzykowski, Roman
    PARALLEL PROCESSING AND APPLIED MATHEMATICS, 2008, 4967 : 137 - +
  • [42] Integrating FPGA-based Processing Elements into a Runtime for Parallel Heterogeneous Computing
    de la Chevallerie, David
    Korinth, Jens
    Koch, Andreas
    PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 314 - 317
  • [43] A FPGA-based parallel semi-naive Bayes classifier implementation
    Choi, Sun-Wook
    Lee, Chong Ho
    IEICE ELECTRONICS EXPRESS, 2013, 10 (19):
  • [44] Fast FPGA-based pipelined digit-serial/parallel multipliers
    Valls, Javier
    Sansaloni, Trini
    Peiro, Marcos M.
    Boemo, Eduardo
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
  • [45] FPGA-based parallel access design for applications of voice signal processing
    Zhu, Yong-Jin
    Cheng, You-Cai
    Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2012, 41 (01): : 158 - 160
  • [46] FPGA-based parallel comparison of run-length-encoded strings
    Bogliolo, A
    Freschi, V
    Miglioli, F
    Canella, M
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 1101 - 1103
  • [47] Fast FPGA-based pipelined digit-serial/parallel multipliers
    Valls, J
    Sansaloni, T
    Peiró, MM
    Boemo, E
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 482 - 485
  • [48] FPGA-Based Online Parameter Identification for Active Power Filter
    Yang, Jiangpeng
    Shu, Zeliang
    Nie, Jianglin
    Yin, Tao
    Meng, Linghui
    Yao, Jiaxuan
    Ma, Lan
    2021 IEEE 12TH ENERGY CONVERSION CONGRESS AND EXPOSITION - ASIA (ECCE ASIA), 2021, : 108 - 113
  • [49] EVIDENCE: an FPGA-based system for photon EVent IDENtification and CEntroiding
    Alderighi, M
    D'Angelo, S
    Sechi, GR
    2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 259 - 266
  • [50] Improved Reliability of FPGA-Based PUF Identification Generator Design
    Gu, Chongyan
    Hanley, Neil
    O'Neill, Maire
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2017, 10 (03)