Parallel Protein Identification Using an FPGA-Based Solution

被引:1
|
作者
Casasopra, Fabiola [1 ]
Bianchi, Gea [1 ]
Durelli, Gianluca C. [1 ]
Santambrogio, Marco D. [1 ]
机构
[1] Politecn Milan, Dipartimento Elett Informaz & Bioingn, Milan, Italy
关键词
D O I
10.1109/IPDPSW.2016.170
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The ability to rapidly identify a given protein from small subsamples (i.e. peptides) is at the basis of fundamental applications in the medical field. At the basis of protein identification we have a string matching problem which is computational intensive if we consider that the complexity of the algorithm scales with the length of the string and the number of sweeps of the database that are needed. In this paper we present an improvement for the FPGA-based string matching solution available in the literature improving the amount of parallelism exploited by the solution achieving a 1.63x reduction of the energy needed for the task over the literature and a 5.75x reduction when compared with high-end workstation.
引用
收藏
页码:295 / 299
页数:5
相关论文
共 50 条
  • [1] An FPGA-based parallel architecture for on-line parameter estimation using the RLS identification algorithm
    Ananthan, T.
    Vaidyan, M. V.
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (05) : 496 - 508
  • [2] FPGA-Based Parallel Implementation of SURF Algorithm
    Chen, Wenjie
    Ding, Shuaishuai
    Chai, Zhilei
    He, Daojing
    Zhang, Weihua
    Zhang, Guanhua
    Peng, Qiwei
    Luo, Wang
    2016 IEEE 22ND INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS), 2016, : 308 - 315
  • [3] FPGA-based Accelerators for Parallel Data Sort
    Sklyarov, Valery
    Skliarova, IOuliia
    Sudnitson, Alexander
    APPLIED COMPUTER SYSTEMS, 2014, 16 (01) : 53 - 63
  • [4] A solution for memory collision in semi-parallel FPGA-based LDPC decoder design
    Zarubica, Radivoje
    Wilson, Stephen G.
    Brown, Charles E.
    CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 982 - +
  • [5] Parallel embedded processor architecture for FPGA-based image processing using parallel software skeletons
    Hanen Chenini
    Jean Pierre Dérutin
    Romuald Aufrère
    Roland Chapuis
    EURASIP Journal on Advances in Signal Processing, 2013 (1)
  • [6] TOWARDS A UNIQUE FPGA-BASED IDENTIFICATION CIRCUIT USING PROCESS VARIATIONS
    Yu, H.
    Leong, P. H. W.
    Hinkelmann, H.
    Moller, L.
    Glesner, M.
    Zipf, P.
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 397 - +
  • [7] Identification of Critical Variables using an FPGA-based Fault Injection Framework
    Riefert, Andreas
    Mueller, Joerg
    Sauer, Matthias
    Burgard, Wolfram
    Becker, Bernd
    2013 IEEE 31ST VLSI TEST SYMPOSIUM (VTS), 2013,
  • [8] An FPGA-Based Massively Parallel Neuromorphic Cortex Simulator
    Wang, Runchun M.
    Thakur, Chetan S.
    van Schaik, Andre
    FRONTIERS IN NEUROSCIENCE, 2018, 12
  • [9] A Highly Parallel FPGA-based Evolvable Hardware Architecture
    Cancare, Fabio
    Castagna, Marco
    Renesto, Matteo
    Sciuto, Donatella
    PARALLEL COMPUTING: FROM MULTICORES AND GPU'S TO PETASCALE, 2010, 19 : 608 - 615
  • [10] A Proposed FPGA-based Parallel Architecture for Matrix Multiplication
    Qasim, Syed Manzoor
    Abbasi, Shuja Ahmad
    Almashary, Bandar
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1763 - 1766