Simulation of the programming efficiency and the energy consumption of Flash memories during endurance degradation

被引:0
|
作者
Postel-Pellerin, J. [1 ]
Chiquet, P. [1 ]
Della Marca, V. [2 ]
机构
[1] Aix Marseille Univ, CNRS, IM2NP, UMR 7334, 60 Rue F Joliot Curie,Batiment NEEL, F-13453 Marseille 13, France
[2] CNRS, ISEN, IM2NP, Maison Technol,UMR 7334, F-83000 Toulon, France
关键词
Flash memory; endurance degradation; TCAD simulation; current consumption; traps;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper the impact of the endurance degradation on the programming window and the energy consumption of Flash floating gate memories is investigated. We use TCAD simulations to confirm, predict and explain the behavior we have observed in previous experimental studies. These simulations have been developed for 90nm technology node Flash floating gate memories, but they are fully compatible with highly scaled devices. The use of interface traps in the simulation enables to reproduce the increase in the drain current consumption and the decrease in the programming efficiency after endurance degradation. Moreover, we highlight the fact that after degradation the hot electrons energy and velocity are lower, decreasing the electrons injection in the floating gate.
引用
收藏
页码:101 / 104
页数:4
相关论文
共 50 条
  • [1] Impact of endurance degradation on the programming efficiency and the energy consumption of NOR flash memories
    Della Marca, V.
    Postel-Pellerin, J.
    Just, G.
    Canet, P.
    Ogler, J. -L.
    MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) : 2262 - 2265
  • [2] Simulation of state of the art EEPROM programming window closure during endurance degradation
    Matteo, Franck
    Simola, Roberto
    Melul, Franck
    Coulie, Karine
    Postel-Pellerin, Jeremy
    Regnier, Arnaud
    2021 16TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2021), 2021,
  • [3] Programming efficiency of stacked-gate flash memories with high-κ dielectrics
    Chen, Y. Y.
    Chien, C. H.
    Kin, K. T.
    Lou, J. C.
    2006 IEEE CONFERENCE ON EMERGING TECHNOLOGIES - NANOELECTRONICS, 2006, : 302 - +
  • [4] On the Reliability and Efficiency of Novel Programming Architectures for Next-Generation Flash Memories
    Ashrafi, Reza A.
    Pusane, Ali E.
    Demirkan, Ismail
    2015 38TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2015, : 289 - 293
  • [5] Testing and programming flash memories on assemblies during high volume production
    de Jong, FGM
    Biewenga, AS
    van Geest, DCL
    Waayers, TF
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 470 - 479
  • [6] High-energy oxide traps and anomalous soft-programming in Flash memories
    Ielmini, D
    Spinelli, AS
    Lacaita, AL
    Robustelli, M
    Chiavarone, L
    Visconti, A
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 493 - 496
  • [7] A study of hot-hole injection during programming drain disturb in flash memories
    Ielmini, D
    Ghetti, A
    Spinelli, AS
    Visconti, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 668 - 676
  • [8] Simulation Optimization on Flash Evaporation and Energy Consumption During Regeneration of Semi-Lean Solution Process
    Tang, Jianfeng
    Liu, Yunfei
    Zhang, Yuanyuan
    Fan, Minglong
    Yang, Minghao
    Tian, Rufeng
    Shiyou Xuebao, Shiyou Jiagong/Acta Petrolei Sinica (Petroleum Processing Section), 2021, 37 (05): : 1050 - 1059
  • [9] 1T-NOR Flash memory after endurance degradation: An advanced TCAD simulation
    Matteo, F.
    Simola, R.
    Postel-Pellerin, J.
    Coulie, K.
    MICROELECTRONICS RELIABILITY, 2022, 138
  • [10] Improving Flash memory endurance and consumption with ultra-short Channel-Hot-Electron programming pulses
    Postel-Pellerin, J.
    Chiquet, P.
    Della Marca, V.
    Wakrim, T.
    Just, G.
    Ogier, J. L.
    2014 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), 2014, : 197 - 200