Power Management and Delivery for High-Performance Microprocessors

被引：0
|
作者：
Karnik, Tanay [1 ]
Pant, Mondira
Borkar, Shekhar [1 ]
机构：
[1] Intel Corp, Hillsboro, OR 97124 USA
来源：
2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC) | 2013年
关键词：
Voltage regulators; power management; microprocessors; power delivery;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper provides an introduction to advanced power management and delivery techniques that have been employed in leading microprocessor designs. The techniques need multiple voltage rails supplied by independent voltage regulators. We provide justification for near-load regulators and explain the practical challenges associated with the regulator integration.
引用
收藏
页数：3
相关论文
共 50 条
  • [31] IMPLEMENTATION OF OPTIMUM ESTIMATION ALGORITHMS OF HIGH-PERFORMANCE MICROPROCESSORS
    BOHN, EV
    ZUERCHER, H
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS AND CONTROL INSTRUMENTATION, 1978, 25 (04): : 334 - 339
  • [32] Vertical Power Delivery and Heterogeneous Integration for High-Performance Computing
    Hanh-Phuc Le
    Hardy, Casey
    Hieu Pham
    Jatlaoui, Mohamed Mehdi
    Voiron, Frederic
    Mercier, Patrick
    Chen, Po-Han
    Jha, Saket
    2023 IEEE BICMOS AND COMPOUND SEMICONDUCTOR INTEGRATED CIRCUITS AND TECHNOLOGY SYMPOSIUM, BCICTS, 2023, : 32 - 35
  • [33] Efficient Backside Power Delivery for High-Performance Computing Systems
    Lin, Hesheng
    van der Plas, Geert
    Sun, Xiao
    Velenis, Dimitrios
    Catthoor, Francky
    Lauwereins, Rudy
    Beyne, Eric
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (11) : 1748 - 1756
  • [34] Memory performance prediction for high-performance microprocessors at deep submicrometer technologies
    Zeng, Annie
    Rose, Kenneth
    Gutmann, Ronald J.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (09) : 1705 - 1718
  • [35] New Approaches for Power Binning of High Performance Microprocessors
    Omana, Martin
    Padovani, Marco
    Veliu, Kreshnik
    Metra, Cecilia
    Alt, Juergen
    Galivanche, Rajesh
    IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (07) : 1159 - 1171
  • [36] Bringing High-Performance Microprocessors up to Space Level Reliability
    Frasse-Sombet, Sebastien
    Brunel, Yoann
    Mariottini, Sacha
    2015 IEEE AEROSPACE CONFERENCE, 2015,
  • [37] Understanding branches and designing branch predictors for high-performance microprocessors
    Evers, M
    Yeh, TY
    PROCEEDINGS OF THE IEEE, 2001, 89 (11) : 1610 - 1620
  • [38] Architectural and compiler techniques for energy reduction in high-performance microprocessors
    Bellas, N
    Hajj, IN
    Polychronopoulos, CD
    Stamoulis, G
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) : 317 - 326
  • [39] BEYOND TRADITIONAL MICROPROCESSORS FOR GEOSCIENCE HIGH-PERFORMANCE COMPUTING APPLICATIONS
    Lindtjorn, Olav
    Clapp, Robert G.
    Pell, Oliver
    Mencer, Oskar
    Flynn, Michael J.
    Fu, Haohuan
    IEEE MICRO, 2011, 31 (02) : 41 - 49
  • [40] On the characterization of data cache vulnerability in high-performance embedded microprocessors
    Wang, Shuai
    Hu, Jie
    Ziavras, Sotirios G.
    2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 14 - +
12345