Investigation of Dual Electrical Paths for Off-Chip Compliant Interconnects

被引:0
|
作者
Okereke, Raphael [1 ]
Kacker, Karan [1 ]
Sitaraman, Suresh K. [1 ]
机构
[1] Georgia Inst Technol, George W Woodruff Sch Mech Engn, Atlanta, GA 30332 USA
关键词
RELIABILITY;
D O I
10.1115/1.4024112
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a study on a dual-path compliant interconnect design which attempts to improve the balance between mechanical compliance and electrical parasitics by using multiple electrical paths in place of a single electrical path. The high compliance of the parallel-path compliant interconnect structure will ensure the reliability of low-K dies. Implementation of this interconnect technology can be cost effective by using a wafer-level process and by eliminating the underfill process. Although an underfill is not required for thermomechanical reliability purposes, an underfill may be used for reducing contamination and oxidation of the interconnects and also to provide additional rigidity against mechanical loads. Therefore, this paper also examines the role of an underfill on the thermomechanical reliability of a dual-path compliant interconnect.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] Design and optimization of a novel compliant off-chip interconnect - One-turn helix
    Zhu, Q
    Ma, LY
    Sitaraman, SK
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 910 - 914
  • [22] Design optimization of one-turn helix - A novel compliant off-chip interconnect
    Zhu, Q
    Ma, LY
    Sitaraman, SK
    ITHERM 2002: EIGHTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, PROCEEDINGS, 2002, : 833 - 839
  • [23] Performance Comparison of Cu/Low-K, Carbon Nanotube, and Optics for On-chip and Off-chip Interconnects
    Saraswat, Krishna C.
    11TH INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PREDICTION (SLIP 09), 2009, : 111 - 112
  • [24] Low-power, transparent optical network interface for high bandwidth off-chip interconnects
    Liboiron-Ladouceur, Odile
    Wang, Howard
    Garg, Ajay S.
    Bergman, Keren
    OPTICS EXPRESS, 2009, 17 (08): : 6550 - 6561
  • [25] Analysis of high-bandwidth low-power microring links for off-chip interconnects
    Ophir, Noam
    Bergman, Keren
    OPTOELECTRONIC INTEGRATED CIRCUITS XV, 2013, 8628
  • [26] System-Level Characterization of Modal Signaling for High-Density Off-Chip Interconnects
    Milosevic, Pavle
    Schutt-Aine, Jose E.
    2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
  • [27] Design optimization of off-chip inductors
    Jin, L
    Lu, ACW
    Wai, LL
    Fan, W
    Tan, AC
    Chan, KC
    ADVANCES IN ELECTRONIC PACKAGING 2003, VOL 2, 2003, : 735 - 739
  • [28] OFF-CHIP DRIVER AND RECEIVER.
    Anon
    1600, (28):
  • [29] Seamless High Off-Chip Connectivity
    Schaper, L
    Dibbs, M
    Garrou, P
    Chau, CC
    So, Y
    Frye, D
    Wagner, J
    Ousley, J
    Baugher, G
    Picard, R
    Connor, G
    Winn, D
    Deane, P
    IEEE SYMPOSIUM ON IC/PACKAGE DESIGN INTEGRATION - PROCEEDINGS, 1998, : 39 - 44
  • [30] Optimizing Off-Chip Accesses in Multicores
    Ding, Wei
    Tang, Xulong
    Kandemir, Mahmut
    Zhang, Yuanrui
    Kultursay, Emre
    ACM SIGPLAN NOTICES, 2015, 50 (06) : 131 - 142