Investigation of Dual Electrical Paths for Off-Chip Compliant Interconnects

被引:0
|
作者
Okereke, Raphael [1 ]
Kacker, Karan [1 ]
Sitaraman, Suresh K. [1 ]
机构
[1] Georgia Inst Technol, George W Woodruff Sch Mech Engn, Atlanta, GA 30332 USA
关键词
RELIABILITY;
D O I
10.1115/1.4024112
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a study on a dual-path compliant interconnect design which attempts to improve the balance between mechanical compliance and electrical parasitics by using multiple electrical paths in place of a single electrical path. The high compliance of the parallel-path compliant interconnect structure will ensure the reliability of low-K dies. Implementation of this interconnect technology can be cost effective by using a wafer-level process and by eliminating the underfill process. Although an underfill is not required for thermomechanical reliability purposes, an underfill may be used for reducing contamination and oxidation of the interconnects and also to provide additional rigidity against mechanical loads. Therefore, this paper also examines the role of an underfill on the thermomechanical reliability of a dual-path compliant interconnect.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Multi-Path Fan-Shaped Compliant Off-Chip Interconnects
    Lee, Robert E.
    Okereke, Raphael
    Sitaraman, Suresh K.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 2141 - 2145
  • [2] A heterogeneous array of off-chip interconnects for optimum mechanical and electrical performance
    Kacker, Karan
    Sokol, Thomas
    Yun, Wansuk
    Swaminathan, Madhavan
    Sitaraman, Suresh K.
    JOURNAL OF ELECTRONIC PACKAGING, 2007, 129 (04) : 460 - 468
  • [3] A power reduction method for off-chip interconnects
    Devisch, F
    Stiens, J
    Vounckx, R
    Kuijk, M
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 265 - 268
  • [4] Overview of Carbon Nanotubes as Off-Chip Interconnects
    Zhang, Xia
    Wang, Teng
    Liu, Johan
    Andersson, Cristina
    ESTC 2008: 2ND ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 633 - +
  • [5] Modeling and electrical analysis of seamless high off-chip connectivity (SHOCC) interconnects
    Afonso, S
    Schaper, LW
    Parkerson, JP
    Brown, WD
    Ang, SS
    Naseem, HA
    1999 INTERNATIONAL CONFERENCE ON HIGH DENSITY PACKAGING AND MCMS, PROCEEDINGS, 1999, 3830 : 327 - 331
  • [6] Modeling and electrical analysis of seamless high off-chip connectivity (SHOCC) interconnects
    Afonso, S
    Schaper, LW
    Parkerson, JP
    Brown, WD
    Ang, SS
    Naseem, HA
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 1999, 22 (03): : 309 - 320
  • [7] Thermomechanical Reliability Investigation of Carbon Nanotube Off-Chip Interconnects for Electronic Packages
    Ginga, Nicholas J.
    Sitaraman, Suresh K.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (08): : 1282 - 1292
  • [8] Off-Chip Printed Interconnects for Ultrathin Flexible Products
    Alemohammad, Hamid
    Zadeh, Amir
    Sheats, Jayna
    Toyserkani, Ehsan
    NANOTECHNOLOGY 2012, VOL 2: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, 2012, : 68 - 70
  • [9] Context-independent codes for off-chip interconnects
    Mohanram, K
    Rixner, S
    POWER-AWARE COMPUTER SYSTEMS, 2005, 3471 : 107 - 119
  • [10] Boosting Off-chip Interconnects through Chip-to-Chip Capacitive Coupled Communication
    Zhang, Xiang
    Park, Dongwon
    Cheng, Chung-Kuan
    2017 IEEE 26TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2017,