Nonuniform threshold voltage profile in a-Si:H thin film transistor stressed under both gate and drain biases

被引:9
|
作者
Wie, C. R. [1 ]
Tang, Z. [1 ]
Park, M. S. [2 ]
机构
[1] SUNY Buffalo, Dept Elect Engn, Buffalo, NY 14260 USA
[2] Samsung Elect Co Ltd, LCD R&D Ctr, Yongin 446711, Gyeonggi Do, South Korea
关键词
D O I
10.1063/1.3033527
中图分类号
O59 [应用物理学];
学科分类号
摘要
In this paper we show that an a-Si: H thin film transistor (TFT) stressed with bias temperature stress (BTS) under both gate bias and drain bias produces a nonuniform threshold voltage profile which can be obtained from the quasi-Fermi potential profile and the threshold voltage (V(t))-shift data of BTS under the gate bias only. The transfer and output characteristics calculated with this nonuniform V(t)-profile agreed well with the measured data, where the calculation was performed using both the gradual-channel approximation and independently the AIM Spice simulation with its level-15 a-Si TFT model. It is shown that local threshold voltage is high at the source and decreases toward the drain. Due to the nonuniform V(t)-profile in the channel, the drain current level is higher in the forward direction, where the source and drain electrodes are the same between measurement and BTS, than in the reverse direction, where source and drain electrodes are interchanged. The forward and reverse I-V characteristics are somewhat similar to those of metal-oxide-semiconductor field-effect transistors with nonuniform channel doping. (C) 2008 American Institute of Physics. [DOI: 10.1063/1.3033527]
引用
收藏
页数:8
相关论文
共 50 条
  • [41] Estimate Threshold Voltage Shift in a-Si:H TFTs Under Increasing Bias Stress
    Liu, Shou-En
    Kung, Chen-Pang
    Hou, Jack
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (01) : 65 - 69
  • [42] Threshold Voltage Shift Effect of a-Si:H TFTs Under Bipolar Pulse Bias
    Hu, Zhijin
    Wang, Lisa Ling
    Liao, Congwei
    Zeng, Limei
    Lee, Chang-Yeh
    Lien, Alan
    Zhang, Shengdong
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (12) : 4037 - 4043
  • [43] Effect of temperature and illumination on the instability of a-Si:H thin-film transistors under AC gate bias stress
    Huang, CY
    Teng, TH
    Yang, CJ
    Tseng, CH
    Cheng, HC
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 2001, 40 (4A): : L316 - L318
  • [44] Film-Profile-Engineered IGZO Thin-Film Transistors with Gate/Drain Offset for High Voltage Operation
    Wu, Ming-Hung
    Lin, Horng-Chih
    Li, Pei-Wen
    Huang, Tiao-Yuan
    PROCEEDINGS OF THE 2016 IEEE 23RD INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2016, : 272 - 275
  • [45] Circuit-Level Impact of a-Si:H Thin-Film-Transistor Degradation Effects
    Allee, David R.
    Clark, Lawrence T.
    Vogt, Bryan D.
    Shringarpure, Rahul
    Venugopal, Sameer M.
    Uppili, Shrinivas Gopalan
    Kaftanoglu, Korhan
    Shivalingaiah, Hemanth
    Li, Zi P.
    Fernando, J. J. Ravindra
    Bawolek, Edward J.
    O'Rourke, Shawn M.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (06) : 1166 - 1176
  • [46] Analysis on the Photocurrent in a-Si:H Thin Film Transistor in terms of Spectral Characteristics of CCFL Backlight
    Cho, Eou Sik
    Hong, Sung Jae
    Kwon, Sang Jik
    MOLECULAR CRYSTALS AND LIQUID CRYSTALS, 2009, 507 : 325 - 334
  • [47] The p-channel a-Si:H thin film transistor with plasma etched copper electrodes
    Nominanda, H
    Liu, GJ
    Lee, HH
    Kuo, Y
    AMORPHOUS AND NANOCRYSTALLINE SILICON SCIENCE AND TECHNOLOGY- 2004, 2004, 808 : 667 - 672
  • [48] DC characteristic research based on surface potential for a-Si : H thin-film transistor
    Chen Xiao-Xue
    Yao Ruo-He
    ACTA PHYSICA SINICA, 2012, 61 (23)
  • [49] Bias Dependent of Threshold Voltage Shift of a-Si:H TFT with DC and AC Stress on the Gate Electrode
    Jeong, Seung-Woo
    Park, Dong-Young
    Choi, Hoon
    Moon, Kyo-Ho
    Choi, Young-Seok
    Koo, Do-Hoi
    IDW'10: PROCEEDINGS OF THE 17TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2010, : 789 - 790
  • [50] A threshold voltage and drain current model for symmetric dual-gate amorphous InGaZnO thin film transistors
    Cai, Minxi
    Yao, Ruohe
    SCIENCE CHINA-INFORMATION SCIENCES, 2018, 61 (02)