A design-diversity based fault-tolerant COTS avionics bus network

被引:5
|
作者
Chau, SN [1 ]
Smith, J [1 ]
Tai, AT [1 ]
机构
[1] CALTECH, Jet Prop Lab, Pasadena, CA 91109 USA
关键词
D O I
10.1109/PRDC.2001.992677
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes a COTS bus network architecture consisted of the IEEE 1394 and SpaceWire buses. This architecture is based on the multi-level fault tolerance design methodology proposed by Chau but has much less overhead than the original IEEE 1394/(IC)-C-2 implementation. The simplifications are brought about by the topological flexibility and high performance of the SpaceWire. The Space Wire can forma connected graph that embeds multiple spanning trees. This is a significant advantage because it allows the IEEE 1394 bus to select a different tree topology when a fault occurs. It also has sufficient performance to stand in for IEEE 1394 bus during fault recovery, so that a backup IEEE 1394 bus is no longer required. These two buses are very compatible at the physical level and therefore can easily be combined. Analysis of the effectiveness of the IEEE 1394/SpaceWire architecture shows that it can achieve the same fault tolerance capability as the IEEE 1394/(IC)-C-2 architecture with less redundancy.
引用
收藏
页码:35 / 42
页数:8
相关论文
共 50 条
  • [41] Can we rely on COTS microkernels for building fault-tolerant systems?
    Salles, F
    Arlat, J
    Fabre, JC
    PROCEEDINGS OF THE SIXTH IEEE COMPUTER SOCIETY WORKSHOP ON FUTURE TRENDS OF DISTRIBUTED COMPUTING SYSTEMS, 1997, : 189 - 194
  • [42] Fault-Tolerant Application Mapping on to ZMesh topology based Network-on-Chip Design
    Bhanu, P. Veda
    Mandapati, Nikita
    Soumya, J.
    Cenkeramaddi, Linga Reddy
    PROCEEDINGS OF THE 15TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA 2020), 2020, : 142 - 147
  • [43] Fault-tolerant communications in cube-based multiple-bus systems
    Wu, Jie
    Parallel Processing Letters, 1998, 8 (03): : 307 - 320
  • [44] A Fault-tolerant Routing Method for 2D-torus Network-on-Chips Based on Bus Functions
    Tomita, Taiki
    Kurokawa, Yota
    Fukushi, Masaru
    PROCEEDINGS OF ISCIT 2021: 2021 20TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2021, : 123 - 128
  • [45] A Fault-Tolerant Neural Network Architecture
    Liu, Tao
    Wen, Wujie
    Jiang, Lei
    Wang, Yanzhi
    Yang, Chengmo
    Quan, Gang
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [46] AN EXTENSIBLE FAULT-TOLERANT NETWORK ARCHITECTURE
    GHOSE, S
    SINHA, BP
    DATTAGUPTA, J
    COMPUTERS & ELECTRICAL ENGINEERING, 1993, 19 (05) : 365 - 376
  • [47] A fault-tolerant rearrangeable permutation network
    Yang, YY
    Wang, JC
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (04) : 414 - 426
  • [48] Fault-Tolerant Logical Network Structures
    Parter, Merav
    BULLETIN OF THE EUROPEAN ASSOCIATION FOR THEORETICAL COMPUTER SCIENCE, 2016, (118): : 76 - 100
  • [49] A hierarchical fault-tolerant interconnection network
    AbdElBarr, MH
    Daud, F
    AlTawil, KM
    CONFERENCE PROCEEDINGS OF THE 1996 IEEE FIFTEENTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS, 1996, : 123 - 128
  • [50] ON A FAULT-TOLERANT MULTISTAGE INTERCONNECTION NETWORK
    BANSAL, PK
    JOSHI, RC
    SINGH, K
    COMPUTERS & ELECTRICAL ENGINEERING, 1994, 20 (04) : 335 - 345