A 160 GB/s ATM switch using internal speed-up crossbar switch architecture

被引:0
|
作者
Genda, K [1 ]
Yamanaka, N [1 ]
Doi, Y [1 ]
Endo, K [1 ]
机构
[1] NIPPON TELEGRAPH & TEL PUBL CORP, LSI LABS, ATSUGI, KANAGAWA 24301, JAPAN
来源
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS | 1997年 / 80卷 / 09期
关键词
ATM; switch; arbitration control; multi-chip;
D O I
10.1002/(SICI)1520-6424(199709)80:9<68::AID-ECJA8>3.0.CO;2-#
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As an architecture for a large-scale tera bit/s class ATM switch system, a building-block structure combining multiple small-scale switches (AHM: ATM circuit handling module) and interconnection switches (AMC: ATM intermodule connector) is proposed in this paper. In this proposed structure, mesh-like VP connections are made between AHMs by AMCs. Resource management is not done inside the AMC, but is simply executed inside AHMs which interconnect the AMCs. Resources are managed by the total capacity of connectivity (GVP: grouped virtual path) between the AHM and the input/output side AHM. It is shown theoretically that, with this proposed structure, it is possible to increase effectively the switching capacity in proportion to the number of AHMs connected. A new switch architecture with 160 Gb/s switch throughput is also proposed for application to the large-scale ATM switch system proposed in this paper. The proposed switch is an internal speed-up crossbar ATM switch which is suitable for switching high-speed cells. In order to avoid loss of QoS (Quality Of Service) of cells switched by AMC, it accommodates cells which are accelerated up to 10 Gb/s at the output port of the input side AHM. A new high-speed arbitration control algorithm which is distributed to each output line is adopted in this structure. The proposed control algorithm, in which a logical ring is composed of three buses, has a capability twice that of a conventional ring arbiter can realize very high switching throughput above 160 Gb/s. It is shown that a prototype ATM switch has been developed successfully using a combination of new technologies such as a new switch architecture, high-speed Si-bipolar LSI, and a sophisticated multi-chip module technology, and its functions and performance were satisfactorily confirmed. (C) 1997 Scripta Technica, Inc.
引用
收藏
页码:68 / 79
页数:12
相关论文
共 50 条
  • [21] RAY TRACING SPEED-UP TECHNIQUES USING AN MIMD ARCHITECTURE
    VANREETH, F
    LAMOTTE, W
    FLERACKERS, E
    PROGRAMMING AND COMPUTER SOFTWARE, 1992, 18 (04) : 173 - 181
  • [22] A high speed ATM/IP switch fabric using distributed scheduler
    Bidoki, AMZ
    Yazdani, N
    Azhari, SV
    Samadian-Barzoki, S
    INFORMATION NETWORKING: NETWORKING TECHNOLOGIES FOR ENHANCED INTERNET SERVICES, 2003, 2662 : 66 - 75
  • [23] A 2Gb/s 256*256 CMOS crossbar switch fabric core design using pipelined MUX
    Wu, T
    Tsui, CY
    Hamdi, M
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 568 - 571
  • [24] A QoS provisioned CIOQ packet switch using crossbar structure with m internal links
    dos Santos, CR
    Motoyama, S
    2005 SYSTEMS COMMUNICATIONS, PROCEEDINGS: ICW 2005, WIRELESS TECHNOLOGIES; ICHSN 2005, HIGH SPEED NETWORKS; ICMCS 2005, MULTIMEDIA COMMUNICATIONS SYSTEMS; SENET 2005, SENSOR NETWORKS, 2005, : 241 - 247
  • [25] Low-Latency Scalable Switch Architecture for ATM/WDM High-speed Networks
    Ushadevi, M. B.
    Mahesh, H. M.
    Ravikumar, H. M.
    ICIAS 2007: INTERNATIONAL CONFERENCE ON INTELLIGENT & ADVANCED SYSTEMS, VOLS 1-3, PROCEEDINGS, 2007, : 462 - +
  • [26] High-speed tandem-crosspoint ATM switch architecture with input and output buffers
    NTT Network Service Systems Lab, Musashino-shi, Japan
    IEICE Trans Commun, 2 (215-223):
  • [27] A high-speed tandem-crosspoint ATM switch architecture with input and output buffers
    Oki, E
    Yamanaka, N
    IEICE TRANSACTIONS ON COMMUNICATIONS, 1998, E81B (02) : 215 - 223
  • [28] A meshed VSAT satellite network architecture using an on-board ATM switch
    Ors, T
    Sun, ZL
    Evans, BG
    1977 IEEE INTERNATIONAL PERFORMANCE, COMPUTING AND COMMUNICATIONS CONFERENCE, 1997, : 208 - 214
  • [29] Parallel packet forwarding architecture using ATM switch core for scalable performance
    Shiomoto, K
    Omotani, M
    Uga, M
    Shimizu, S
    2001 IEEE WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2001, : 159 - 163
  • [30] Scalable crosspoint buffering ATM switch architecture using distributed arbitration scheme
    Oki, E
    Yamanaka, N
    IEEE ATM '97 WORKSHOP, PROCEEDINGS, 1997, : 28 - 35