Statistical Analysis of Enhanced SDEx Encryption Method Based on SHA-256 Hash Function

被引:0
|
作者
Hlobaz, Artur [1 ]
机构
[1] Univ Lodz, Fac Phys & Appl Informat, Pomorska 149-153, PL-90236 Lodz, Poland
关键词
secure communication; data encryption; data security; secure transmission; secure data exchange method; SDEx method; end-to-end data security; NIST Statistical Test Suite;
D O I
10.1109/lcn44214.2019.8990714
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the paper, the author provides a statistical analysis of the enhanced SDEx method based on SHA-256 hash function, which is used to secure end-to-end encryption in data transferring. To examine the quality of the enhanced SDEx encryption algorithm, the ciphertext files were tested to check if they fulfill the conditions of pseudo-randomness. To test the pseudo-randomness of the encrypted files, a test package shared by NIST was used for this purpose. In addition, compression tests on ciphertext files were performed using the WinRAR software.
引用
收藏
页码:238 / 241
页数:4
相关论文
共 50 条
  • [21] 单向Hash函数SHA-256的研究与改进
    何润民
    信息技术, 2013, 37 (08) : 22 - 25
  • [22] An FPGA based SHA-256 processor
    Ting, KK
    Yuen, SCL
    Lee, KH
    Leong, PHW
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 577 - 585
  • [23] A Novel Chaotic Image Encryption Algorithm Based on Coordinate Descent and SHA-256
    Sun, Xiyu
    Chen, Zhong
    IEEE ACCESS, 2022, 10 : 114597 - 114611
  • [24] A Novel Chaotic Image Encryption Algorithm Based on Coordinate Descent and SHA-256
    Sun, Xiyu
    Chen, Zhong
    IEEE Access, 2022, 10 : 114597 - 114611
  • [25] Construction and Analysis of SHA-256 Compression Function Based on Chaos S-Box
    Wang, Juan
    Liu, Ge
    Chen, Yongqi
    Wang, Shu
    IEEE ACCESS, 2021, 9 : 61768 - 61777
  • [26] FPGA-based implementation alternatives for the inner loop of the Secure Hash Algorithm SHA-256
    Algredo-Badillo, I.
    Feregrino-Uribe, C.
    Cumplido, R.
    Morales-Sandoval, M.
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (6-7) : 750 - 757
  • [27] Analysis of step-reduced SHA-256
    Mendel, Florian
    Pramstaller, Norbert
    Rechberger, Christian
    Rijmen, Vincent
    FAST SOFTWARE ENCRYPTION, 2006, 4047 : 126 - 143
  • [28] A High-Performance Parallel Hardware Architecture of SHA-256 Hash in ASIC
    Wu, Ruizhen
    Zhang, Xiaoyong
    Wang, Mingming
    Wang, Lin
    2020 22ND INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY (ICACT): DIGITAL SECURITY GLOBAL AGENDA FOR SAFE SOCIETY!, 2020, : 1242 - 1247
  • [29] Hardware Implementation of the Totally Self-Checking SHA-256 Hash Core
    Michail, Harris E.
    Kakarountas, Athanasios
    Kotsiolis, Apostolis
    Athanasiou, George
    Goutis, Costas
    IEEE EUROCON 2015 - INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL (EUROCON), 2015, : 346 - 349
  • [30] Algebraic Fault Analysis of SHA-256 Compression Function and Its Application
    Nakamura, Kazuki
    Hori, Koji
    Hirose, Shoichi
    INFORMATION, 2021, 12 (10)