Novel Multirate Digital Filter for EEG on FPGA

被引:0
|
作者
Tabassum, Nazifa [1 ]
Islam, Sheikh Md. Rabiul [1 ]
Huang, Xu [2 ]
机构
[1] Khulna Univ Engn & Technol, Dept Elect & Commun Engn, Khulna, Bangladesh
[2] Univ Canberra, Fac ESTeM, Canberra, ACT, Australia
关键词
Bio-chip; EEG; FPGA; multirate;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new denoising multirate system method of using field-programmable gate array (FPGA) chip for bio-chip design & implementation of EEG signal is appeared in this article. The ALTERA Cyclone II FPGA board development board implements this bio-chip in real-time with processors EP2C35F672C6 for the proper data accuracy. Modelsim is used for simulation of biochip design in Verilog HDL. In this paper denoising on multirate system is used with support of up-sampler or interpolate, moving average filter and downs-sampler or decimator for removing of noise by bio-chip. This biochip shows good enough electrical characteristics such as less area and power, low voltage & current, enough memory storage spaces, null delay.
引用
收藏
页数:5
相关论文
共 50 条
  • [31] Improvement of convergence speed for subband adaptive digital filter using the multirate repeating method
    Kiya, H
    Nishikawa, K
    Ashihara, K
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 1995, 78 (10): : 37 - 45
  • [32] IMPLEMENTING A NARROW-BAND MULTIRATE DIGITAL-FILTER FOR A FLEXIBLE MODEM CODEC
    READER, DJ
    AUSTRALIAN TELECOMMUNICATION RESEARCH, 1991, 25 (02): : 27 - 36
  • [33] FPGA-based Digital Filter Design for Biomedical Signal
    Ozpolat, Erman
    Karakaya, Baris
    Kaya, Turgay
    Gulten, Arif
    2016 XII INTERNATIONAL CONFERENCE ON PERSPECTIVE TECHNOLOGIES AND METHODS IN MEMS DESIGN (MEMSTECH), 2016, : 70 - 73
  • [34] MULTIPROCESSOR FPGA IMPLEMENTATION OF A 2D DIGITAL FILTER
    Tsuei, Danny Teng-Hsiang
    Dabbagh, Mohamed-Yahia
    Sachdev, Manoj
    2011 24TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2011, : 630 - 633
  • [35] Wave Digital Filter based Analog Circuit Emulation on FPGA
    Wu, Wei
    Chen, Yen-Lung
    Ma, Yue
    Liu, Chien-Nan Jimmy
    Jou, Jing-Yang
    Pamarti, Sudhakar
    He, Lei
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1286 - 1289
  • [36] Efficient Design and FPGA Implementation of Digital Filter for Audio Application
    Gawande, Gopal S.
    Khanchandani, K. B.
    1ST INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION ICCUBEA 2015, 2015, : 906 - 910
  • [37] Digital filter implementation over FPGA platform with LINUX OS
    Galvan-Tejada, Jorge I.
    Galvan T, Carlos E.
    Celaya-Padilla, Jose M.
    Ruben Delgado C, J.
    INTERNATIONAL MEETING OF ELECTRICAL ENGINEERING RESEARCH 2012, 2012, 35 : 223 - 229
  • [38] The practicability of adaptive FIR digital filter implementation with FPGA circuits
    Osebik, D
    Babi, R
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2002, 32 (03): : 157 - 166
  • [39] Design and FPGA Implementation of an improved structure of digital matched filter
    Tan, Xiao-Heng
    Yang, Li-Li
    Zhang, Mao
    Chongqing Daxue Xuebao/Journal of Chongqing University, 2010, 33 (04): : 109 - 114
  • [40] Implementing digital finite impulse response filter using FPGA
    Razak, Abdul Hadi Abdul
    Abu Zaharin, Muhamad Iqbal
    Haron, Nor Zaidi
    2007 ASIA-PACIFIC CONFERENCE ON APPLIED ELECTROMAGNETICS, PROCEEDINGS, 2007, : 313 - +