Improving the retention and endurance characteristics of charge-trapping memory by using double quantum barriers

被引：8
|
作者：
Lin, S. H. [1 ]
Yang, H. J. [2 ]
Chen, W. B. [2 ]
Yeh, F. S. [1 ]
McAlister, Sean P. [3 ]
Chin, Albert [2 ,4 ]
机构：
[1] Natl Tsing Hua Univ, Inst Elect Engn, Dept Elect Engn, Hsinchu 300, Taiwan
[2] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
[3] Natl Res Council Canada, Inst Microstruct Sci, Ottawa, ON K1A 0R6, Canada
[4] Nanoelect Consortium Taiwan, Hsinchu 300, Taiwan
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2008年 / 55卷 / 07期
关键词：
erase; high-kappa; nonvolatile memory; program;
D O I：
10.1109/TED.2008.924435
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We have studied the performance of double-quantum-barrier [TaN - Ir3Si] - [HfAlO - LaAlO3] - Hf0.3N0.2O0.5 - [HfAlO - SiO2]-Si charge-trapping memory devices. These devices display good characteristics in terms of their +/- 9-V program/erase (P/E) voltage, 100-mu s P/E speed, initial 3.2-V memory window, and ten-year extrapolated data retention window of 2.4 V at 150 degrees C. The retention decay rate is significantly better than single-barrier MONOS devices, as is the cycled retention data, due to the reduced-interface trap generation.
引用
收藏
页码：1708 / 1713
页数：6
相关论文
共 50 条
  • [41] Threshold Voltage Fluctuations in Localized Charge-Trapping Nonvolatile Memory Devices
    Janai, Meir
    Lee, Meng Chuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (03) : 596 - 601
  • [42] Electrostatic Energy Harvester Based on Charge-Trapping Nonvolatile Memory Structure
    Shi, J. J.
    Huang, X. D.
    2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 153 - 156
  • [43] In situ electron holography study of charge distribution in high-κ charge-trapping memory
    Yao, Y.
    Li, C.
    Huo, Z. L.
    Liu, M.
    Zhu, C. X.
    Gu, C. Z.
    Duan, X. F.
    Wang, Y. G.
    Gu, L.
    Yu, R. C.
    NATURE COMMUNICATIONS, 2013, 4
  • [44] Performance improvement of SONOS memory by bandgap engineering of charge-trapping layer
    Chen, TS
    Wu, KH
    Chung, H
    Kao, CH
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (04) : 205 - 207
  • [45] Impact of Vpass Interference on Charge-Trapping NAND Flash Memory Devices
    Hsiao, Yi-Hsuan
    Lue, Hang-Ting
    Chen, Wei-Chen
    Chang, Kuo-Pin
    Tsui, Bing-Yue
    Hsieh, Kuang-Yeu
    Lu, Chih-Yuan
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2015, 15 (02) : 136 - 141
  • [46] Improved Operation Characteristics in Charge-Trapping Flash Memory Devices with Engineered Dielectric Stack and SiGe Channel
    Ye, Zong-Hao
    Liu, Li-Jung
    Chang-Liao, Kuei-Shu
    NONVOLATILE MEMORIES 2, 2013, 58 (05): : 93 - 101
  • [47] Charge-Trapping-Type Flash Memory Device With Stacked High-k Charge-Trapping Layer
    Tsai, Ping-Hung
    Chang-Liao, Kuei-Shu
    Liu, Te-Chiang
    Wang, Tien-Ko
    Tzeng, Pei-Jer
    Lin, Cha-Hsin
    Lee, L. S.
    Tsai, Ming-Jinn
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (07) : 775 - 777
  • [48] Two-Terminal Charge-Trapping WORM Memory Device Using Anodic Aluminum Oxide
    Hourdakis, E.
    Nassiopoulou, A. G.
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2012, 12 (10) : 7968 - 7974
  • [49] Neuro-Inspired-in-Memory Computing Using Charge-Trapping MemTransistor on Germanium as Synaptic Device
    Chou, Yu-Che
    Tsai, Chien-Wei
    Yi, Chin-Ya
    Chung, Wan-Hsuan
    Wang, Shin-Yuan
    Chien, Chao-Hsin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (09) : 3605 - 3609
  • [50] Quantum Insights in Gate Oxide Charge-Trapping Dynamics in Nanoscale MOSFETs
    Amoroso, S. M.
    Gerrer, L.
    Asenov, A.
    Sellier, J. M.
    Dimov, I
    Nedjalkov, M.
    Selberherr, S.
    2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 25 - 28
12345