Improving the retention and endurance characteristics of charge-trapping memory by using double quantum barriers

被引：8
|
作者：
Lin, S. H. [1 ]
Yang, H. J. [2 ]
Chen, W. B. [2 ]
Yeh, F. S. [1 ]
McAlister, Sean P. [3 ]
Chin, Albert [2 ,4 ]
机构：
[1] Natl Tsing Hua Univ, Inst Elect Engn, Dept Elect Engn, Hsinchu 300, Taiwan
[2] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
[3] Natl Res Council Canada, Inst Microstruct Sci, Ottawa, ON K1A 0R6, Canada
[4] Nanoelect Consortium Taiwan, Hsinchu 300, Taiwan
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2008年 / 55卷 / 07期
关键词：
erase; high-kappa; nonvolatile memory; program;
D O I：
10.1109/TED.2008.924435
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We have studied the performance of double-quantum-barrier [TaN - Ir3Si] - [HfAlO - LaAlO3] - Hf0.3N0.2O0.5 - [HfAlO - SiO2]-Si charge-trapping memory devices. These devices display good characteristics in terms of their +/- 9-V program/erase (P/E) voltage, 100-mu s P/E speed, initial 3.2-V memory window, and ten-year extrapolated data retention window of 2.4 V at 150 degrees C. The retention decay rate is significantly better than single-barrier MONOS devices, as is the cycled retention data, due to the reduced-interface trap generation.
引用
收藏
页码：1708 / 1713
页数：6
相关论文
共 50 条
  • [1] Improved high temperature retention for charge-trapping memory by using double quantum barriers
    Yang, H. J.
    Chin, Albert
    Lin, S. H.
    Yeh, F. S.
    McAlister, S. P.
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (04) : 386 - 388
  • [2] Improved High Temperature Retention and Endurance in HfON Trapping Memory with Double Quantum Barriers
    Chin, Albert
    Yang, H. J.
    Lin, S. H.
    Liao, C. C.
    Chen, W. J.
    Yeh, F. S.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 811 - 814
  • [3] Retention loss characteristics of localizead charge-trapping devices
    Lusky, E
    Shacham-Diamand, Y
    Shappir, A
    Bloom, I
    Cohen, G
    Eitan, B
    2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 527 - 530
  • [4] Deep-trap dominated degradation of the endurance characteristics in OFET memory with polymer charge-trapping layer
    Tianpeng Yu
    Zhenliang Liu
    Yiru Wang
    Lunqiang Zhang
    Shuyi Hou
    Zuteng Wan
    Jiang Yin
    Xu Gao
    Lei Wu
    Yidong Xia
    Zhiguo Liu
    Scientific Reports, 13
  • [5] Deep-trap dominated degradation of the endurance characteristics in OFET memory with polymer charge-trapping layer
    Yu, Tianpeng
    Liu, Zhenliang
    Wang, Yiru
    Zhang, Lunqiang
    Hou, Shuyi
    Wan, Zuteng
    Yin, Jiang
    Gao, Xu
    Wu, Lei
    Xia, Yidong
    Liu, Zhiguo
    SCIENTIFIC REPORTS, 2023, 13 (01)
  • [6] Characterisation of retention properties of charge-trapping memory cells at low temperatures
    Yurchuk, E.
    Bollmann, J.
    Mikolajick, T.
    5TH INTERNATIONAL EEIGM/AMASE/FORGEMAT CONFERENCE ON ADVANCED MATERIALS RESEARCH, 2009, 5
  • [7] Electrical Characteristics for Flash Memory With Germanium Nitride as the Charge-Trapping Layer
    Lin, Chia-Chun
    Wu, Yung-Hsien
    Lin, Yuan-Sheng
    Wu, Min-Lin
    Chen, Lun-Lun
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (03) : 436 - 441
  • [8] Efficient Implementation of Boolean Logic Functions Using Double Gate Charge-Trapping Memory for In-Memory Computing
    Ansari, Md. Hasan Raza
    El-Atab, Nazek
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (03) : 1879 - 1885
  • [9] New nonvolatile memory with charge-trapping sidewall
    Fukuda, M
    Nakanishi, T
    Nara, Y
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (07) : 490 - 492
  • [10] Highly scaled charge-trapping layer of ZrON nonvolatile memory device with good retention
    Tsai, C. Y.
    Lee, T. H.
    Cheng, C. H.
    Chin, Albert
    Wang, Hong
    APPLIED PHYSICS LETTERS, 2010, 97 (21)
12345