The Circuit-level Simulation of Continuous Wave Doppler Fuze Detector Based on ADS

被引：0
|
作者：
Gou, Xiaoyu [1 ]
Su, Hong [1 ]
Li, Tie [1 ]
Li, Liang [2 ]
机构：
[1] Sci & Technol Electromech Dynam Control Lab, Xian, Peoples R China
[2] NO 2 Satellite R & Ctr, Sci & Technol Elect Dynam Control Lab, Xian, Peoples R China
来源：
2012 10TH INTERNATIONAL SYMPOSIUM ON ANTENNAS, PROPAGATION & EM THEORY (ISAPE) | 2012年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Simulation of fuze detector using conventional simulation softwares requires tremendous complicated theoretical calculations. It also can't analyze the impact caused by the nonlinear of the analog devices. A circuit-level simulation method is proposed in this paper to solve this problem, based on the implementation of continuous wave Doppler fuze detector on ADS simulation platform. Continuous Wave Doppler Fuze detector model is built on the ADS platform by using components and Microstrip Line as the same as real circuit and optimizing the analog components parameters by impedance matching. This model launches a Continuous wave signal which has the frequency between 3.36GHz and 3.5GHz, and generates an IF signal of a magnitude between 150mv to 200mv. The results show that this scheme is reasonable and feasible.
引用
收藏
页码：1116 / 1119
页数：4
相关论文
共 50 条
  • [41] A method to model MOSFET's second breakdown action for circuit-level ESD simulation
    Cui, Qiang
    Han, Yan
    Liou, Juin J.
    Dong, Shurong
    Si, Ruijun
    Peng, Cheng
    HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 234 - +
  • [42] Compact distributed multi-finger MOSFET model for circuit-level ESD simulation
    Meng, Kuo-hsuan
    Chen, Zaichen
    Rosenbaum, Elyse
    MICROELECTRONICS RELIABILITY, 2016, 63 : 11 - 21
  • [43] Circuit-level Simulation Methodology for Random Telegraph Noise by Using Verilog-AMS
    Komawaki, Takuya
    Yabuuchi, Michitarou
    Kishida, Ryo
    Furuta, Jun
    Matsumoto, Takashi
    Kobayashi, Kazutoshi
    2017 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2017,
  • [44] Circuit-level nonlinear/EMco-simulation and co-design of UWB receivers
    Costanzo, Alessandra
    Mastri, Franco
    Masotti, Diego
    Rizzoli, Vittorio
    2011 IEEE INTERNATIONAL CONFERENCE ON ULTRA-WIDEBAND (ICUWB), 2011, : 425 - 429
  • [45] Modeling IC Snapback Characteristics Using a VCCS Model for Circuit-Level ESD Simulation
    Li, Yunhao
    Wang, Yize
    Wang, Yuan
    2019 IEEE 26TH INTERNATIONAL SYMPOSIUM ON PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2019,
  • [46] Razor: A low-power pipeline based on circuit-level timing speculation
    Ernst, D
    Kim, NS
    Das, S
    Pant, S
    Rao, R
    Pham, T
    Ziesler, C
    Blaauw, D
    Austin, T
    Flautner, K
    Mudge, T
    36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 2003, : 7 - 18
  • [47] ReSe2-Based RRAM and Circuit-Level Model for Neuromorphic Computing
    Huang, Yifu
    Gu, Yuqian
    Wu, Xiaohan
    Ge, Ruijing
    Chang, Yao-Feng
    Wang, Xiyu
    Zhang, Jiahan
    Akinwande, Deji
    Lee, Jack C.
    FRONTIERS IN NANOTECHNOLOGY, 2021, 3
  • [48] Circuit-Level Memory Technologies and Applications based on 2D Materials
    Ma, Jiahui
    Liu, Hefei
    Yang, Ning
    Zou, Jingyi
    Lin, Sen
    Zhang, Yuhao
    Zhang, Xu
    Guo, Jing
    Wang, Han
    ADVANCED MATERIALS, 2022, 34 (48)
  • [49] PROCEED: A Pareto Optimization-Based Circuit-Level Evaluator for Emerging Devices
    Wang, Shaodi
    Pan, Andrew
    Chui, Chi On
    Gupta, Puneet
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 192 - 205
  • [50] PROCEED: A Pareto Optimization-based Circuit-level Evaluator for Emerging Devices
    Wang, Shaodi
    Pan, Andrew
    Chui, Chi On
    Gupta, Puneet
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 818 - 824
12345