Static energy saving through multi-bank memory architecture

被引：1

作者：

Lafond, Sebastien ^{[1
]}

Lilius, Johan ^{[2
]}

机构：

[1] Turku Ctr Comp Sci, Embedded Syst Lab, Lemminkaisenkatu 14A, FIN-20520 Turku, Finland

[2] Abo Akad Univ, Dept Informat Technol, FIN-20520 Turku, Finland

来源：

2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS | 2006年

关键词：

D O I：

10.1109/ICSAMOS.2006.300807

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Managing the energy consumption of embedded systems has become a major problem with the increasing demand for portable electronic devices. This paper propose a multi-bank memory architecture as a solution to decrease the static energy cost in memory. We set up the equations ruling the optimization problem for decreasing the memory static energy cost, analyze the impact of different parameters on the energy cost and finally present some case study results.

引用

页码：43 / +

页数：2

共 50 条

[31] Compiler-Based Performance Evaluation of an SIMD Processor with a Multi-Bank Memory Unit
Hoseok Chang
Junho Cho
Wonyong Sung
Journal of Signal Processing Systems, 2009, 56 : 249 - 260
[32] Compiler-directed array interleaving for reducing energy in multi-bank memories
Delaluz, V
Kandemir, M
Vijaykrishnan, N
Irwin, MJ
Sivasubramaniam, A
Kolcu, I
ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 288 - 293
[33] Superscalar processor with multi-bank register file
Hironaka, T
Maeda, M
Tanigawa, K
Sueyoshi, T
Aoyama, K
Koide, T
Mattausch, HJ
Saito, J
INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2005, : 3 - 12
[34] Compiler-Based Performance Evaluation of an SIMD Processor with a Multi-Bank Memory Unit
Chang, Hoseok
Cho, Junho
Sung, Wonyong
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 56 (2-3): : 249 - 260
[35] Efficient Contention-Aware Scheduling of SDF Graphs on Shared Multi-bank Memory
Tran, Hai Nam
Honorat, Alexandre
Talpin, Jean-Pierre
Gautier, Thierry
Besnard, Loic
2019 24TH INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS 2019), 2019, : 114 - 123
[36] Conflict-free data access for multi-bank memory architectures using padding
Sohl, Joar
Wang, Jian
Karlsson, Andreas
Liu, Dake
2013 20TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2013, : 425 - 432
[37] Data affinity based garbage collector for multi-bank flash-memory storage system
College of Computer Science and Technology, Zhejiang University, Hangzhou 310027, China
Huazhong Ligong Daxue Xuebao, 2007, 11 (66-68):
[38] Design of superscalar processor with multi-bank register file
Saito, T
Maeda, M
Hironaka, T
Tanigawa, K
Sueyoshi, T
Hironaka, KAT
Koide, T
Mattausch, HJ
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3507 - 3510
[39] Performance Analysis of Multi-bank DRAM with Increased Clock Frequency
Cho, Su-Jin
Ahn, Jaewoo
Choi, Hyojin
Sung, Wonyong
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2477 - 2480
[40] A concurrent multi-bank memory arbiter for dynamic IP cores using idle skip round robin
Kearney, DA
Veldman, G
2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 411 - 414

← 1 2 3 4 5 →