Static energy saving through multi-bank memory architecture

被引：1

作者：

Lafond, Sebastien ^{[1
]}

Lilius, Johan ^{[2
]}

机构：

[1] Turku Ctr Comp Sci, Embedded Syst Lab, Lemminkaisenkatu 14A, FIN-20520 Turku, Finland

[2] Abo Akad Univ, Dept Informat Technol, FIN-20520 Turku, Finland

来源：

2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS | 2006年

关键词：

D O I：

10.1109/ICSAMOS.2006.300807

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Managing the energy consumption of embedded systems has become a major problem with the increasing demand for portable electronic devices. This paper propose a multi-bank memory architecture as a solution to decrease the static energy cost in memory. We set up the equations ruling the optimization problem for decreasing the memory static energy cost, analyze the impact of different parameters on the energy cost and finally present some case study results.

引用

页码：43 / +

页数：2

共 50 条

[1] Energy optimization of a multi-bank main memory
Ben Fradj, Hanene
Icart, Sebastien
Belleudy, Cecile
Auguin, Michel
EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2006, 4017 : 196 - 205
[2] Performance evaluation of an SIMD architecture with a multi-bank vector memory unit
Chang, Hoseok
Cho, Junho
Sun, Wonyong
2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 71 - 76
[3] System level multi-bank main memory configuration for energy reduction
Ben Fradj, Hanene
Belleudy, Cecile
Auguin, Michel
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 84 - 94
[4] Influence of loop optimizations on energy consumption of multi-bank memory systems
Kandemir, M
Kolcu, I
Kadayif, I
COMPILER CONSTRUCTION, PROCEEDINGS, 2002, 2304 : 276 - 292
[5] Memory access scheduling and binding considering energy minimization in multi-bank memory systems
Lyuh, CG
Kim, T
41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 81 - 86
[6] Multi-bank memory allocation for multimedia application
Ben Fradj, Hanene
Belleudy, Cecile
Auguin, Michel
Pegatoquet, Alain
2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 780 - +
[7] <bold>Multi-Bank Main Memory Architecture with Dynamic Voltage Frequency </bold>Scaling for System Energy Optimization
Ben Fradj, Hanene
Belleudy, Cecile
Auguin, Michel
DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 89 - +
[8] The hierarchical multi-bank DRAM: A high-performance architecture for memory integrated with processors
Yamauchi, T
Hammond, L
Olukotun, K
SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 303 - 319
[9] Loop scheduling and bank type assignment for heterogeneous multi-bank memory
Qiu, Meikang
Guo, Minyi
Liu, Meiqin
Xue, Chun Jason
Yang, Laurence T.
Sha, Edwin H. -M.
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2009, 69 (06) : 546 - 558
[10] Automatic data migration for reducing energy consumption in multi-bank memory systems
De La Luz, V
Kandemir, M
Kolcu, I
39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 213 - 218

← 1 2 3 4 5 →