Results of a real time implementation of vector delay lock loop in a dynamic field test

被引:2
|
作者
Dietmayer, Katrin [1 ]
Kunzi, Florian [1 ]
Strobel, Christian [1 ]
Saad, Muhammad [1 ]
Garzia, Fabio [1 ]
Overbeck, Matthias [1 ]
Felber, Wolfgang [1 ]
机构
[1] Fraunhofer Inst Integrated Circuits IIS, Nurnberg, Germany
基金
欧盟地平线“2020”;
关键词
GNSS-RECEIVER;
D O I
10.33012/2019.17127
中图分类号
TP7 [遥感技术];
学科分类号
081102 ; 0816 ; 081602 ; 083002 ; 1404 ;
摘要
Regular GNSS receivers track the signal of each satellite in view independently, which commonly referred to as scalar tracking. However, with this method of signal tracking the visibility of the satellite and signal degradations have a high impact on the tracking and and reduces the robustness of the receiver. To overcome these common weaknesses, other approaches such as vector tracking (VT) exist. This approach benefits from the usage of the antenna movement and the dependence of the satellite distances to each other. Hence it is possible to provide a robust and continuous navigation solution as it is more robust against shadowing effects. One method of the VT is the so called vector delay lock loop (VDLL). The scalar code tracking loops are replaced with a single interlaced estimation algorithm. Present developments have shown good results in post processing for this. Our previous implementation in real-time already showed good results with simulated GPS L1 C/A signals. This paper presents the results of the ongoing work and research of a VDLL implementation with an extended Kalman filter (EKF) on a GNSS receiver in a field test. The test setup, the conditions and results are presented. A record and replay unit of a GNSS hardware receiver is used to evaluate the algorithm. This allows a repeatable and comparable real-time testing of the VDLL algorithm with pre-recorded real GNSS signals. In such scenarios, the VDLL must take into account more uncertainties, such as atmospheric and satellite clock errors.
引用
收藏
页码:3759 / 3767
页数:9
相关论文
共 50 条
  • [21] FPGA implementation of adaptive time delay estimation for real-time near-field electromagnetic ranging
    Wang, Peng
    Zhang, Xiaotong
    Liu, Zhiyang
    Xu, Liyuan
    He, Jie
    Xu, Jinwu
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (11) : 1940 - 1952
  • [22] Use of a vector delay lock loop receiver for GNSS signal power analysis in bad signal conditions
    Pany, Thomas
    Eissfeller, Bernd
    2006 IEEE/ION POSITION, LOCATION AND NAVIGATION SYMPOSIUM, VOLS 1-3, 2006, : 893 - +
  • [23] An Implementation of Variable IF Tracking Loop (VITAL) and Initial Test Results
    Yang, Chun
    Pany, Thomas
    Soloviev, Andrey
    NAVIGATION-JOURNAL OF THE INSTITUTE OF NAVIGATION, 2017, 64 (04): : 515 - 533
  • [24] SPC IMPLEMENTATION AND REAL-TIME RESULTS
    MATTHEWS, M
    WHITLOW, N
    SEVENTH IEEE/CHMT INTERNATIONAL ELECTRONIC MANUFACTURING TECHNOLOGY SYMPOSIUM: INTEGRATION OF THE MANUFACTURING FLOW - FROM RAW MATERIAL THROUGH SYSTEMS-LEVEL ASSEMBLY, 1989, : 99 - 103
  • [25] Time Delay Digital Tanlock Loop with broad lock range using chaos control technique
    Nasir, Qassim
    WIRELESS PERSONAL COMMUNICATIONS, 2007, 41 (01) : 135 - 144
  • [26] Influence of Time Delay on Pull-in Behaviour of Dither Optical Phase-Lock Loop
    Banerjee, Abhijit
    Biswas, Baidyanath
    IETE JOURNAL OF RESEARCH, 2019, 65 (05) : 679 - 688
  • [27] Mean time to lose lock for a PLL with loop delay under thermal and phase noise conditions
    Yehuday, Uri
    Bobrovsky, Ben-Zion
    Davidson, Jeffrey
    2007 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-14, 2007, : 2888 - +
  • [28] Time Delay Digital Tanlock Loop with Broad Lock Range Using Chaos Control Technique
    Qassim Nasir
    Wireless Personal Communications, 2007, 41 : 135 - 144
  • [29] Implementation, Test and Validation of a Vector-Tracking-Loop with the ipex Software Receiver
    Won, Jong-Hoon
    Eissfeller, Bernd
    Pany, Thomas
    PROCEEDINGS OF THE 24TH INTERNATIONAL TECHNICAL MEETING OF THE SATELLITE DIVISION OF THE INSTITUTE OF NAVIGATION (ION GNSS 2011), 2011, : 795 - 802
  • [30] Implementation of a low-cost real-time virtue test bed for hardware-in-the-loop testing
    Lu, B
    Wu, X
    Monti, A
    IECON 2005: THIRTY-FIRST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-3, 2005, : 239 - 244