Performance Evaluation and Modeling of HPC I/O on Non-Volatile Memory

被引:0
|
作者
Liu, Wei [1 ]
Wu, Kai [1 ]
Liu, Jialin [2 ]
Chen, Feng [3 ]
Li, Dong [1 ]
机构
[1] Univ Calif, Merced, CA 95340 USA
[2] Lawrence Berkeley Natl Lab, Berkeley, CA USA
[3] Louisiana State Univ, Baton Rouge, LA 70803 USA
来源
2017 INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE, AND STORAGE (NAS) | 2017年
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
HPC applications pose high demands on I/O performance and storage capability. The emerging non-volatile memory (NVM) techniques offer low-latency, high bandwidth, and persistence for HPC applications. However, the existing I/O stack are designed and optimized based on an assumption of disk-based storage. To effectively use NVM, we must re-examine the existing high performance computing (HPC) I/O subsystem to properly integrate NVM into it. Using NVM as a fast storage, the previous assumption on the inferior performance of storage (e.g., hard drive) is not valid any more. The performance problem caused by slow storage may be mitigated; the existing mechanisms to narrow the performance gap between storage and CPU may be unnecessary and result in large overhead. Thus fully understanding the impact of introducing NVM into the HPC software stack demands a thorough performance study. In this paper, we analyze and model the performance of I/O intensive HPC applications with NVM as a block device. We study the performance from three perspectives: (1) the impact of NVM on the performance of traditional page cache; (2) a performance comparison between MPI individual I/O and POSIX I/O; and (3) the impact of NVM on the performance of collective I/O. We reveal the diminishing effects of page cache, minor performance difference between MPI individual I/O and POSIX I/O, and performance disadvantage of collective I/O on NVM due to unnecessary data shuffling. We also model the performance of MPI collective I/O and study the complex interaction between data shuffling, storage performance, and I/O access patterns.
引用
收藏
页码:41 / 50
页数:10
相关论文
共 50 条
  • [31] Embedded Non-Volatile Memory Technologies
    Shum, Danny
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 3 - 8
  • [32] Non-volatile memory and digital clocking
    Intel, Folsom, CA, United States
    不详
    Dig Tech Pap IEEE Int Solid State Circuits Conf, 2008, (504):
  • [33] Consensus for Non-Volatile Main Memory
    Huynh Tu Dang
    Hofmann, Jaco
    Liu, Yang
    Radi, Marjan
    Vucinic, Dejan
    Soule, Robert
    Pedone, Fernando
    2018 IEEE 26TH INTERNATIONAL CONFERENCE ON NETWORK PROTOCOLS (ICNP), 2018, : 406 - 411
  • [34] Non-volatile and Flash memory developments
    Neale, R
    ELECTRONIC ENGINEERING, 2001, 73 (898): : 11 - +
  • [35] Nanocrystal non-volatile memory devices
    Horvath, Zs. J.
    Basa, P.
    THIN FILMS AND POROUS MATERIALS, 2009, 609 : 1 - 9
  • [36] Heterogeneous Index for Non-volatile Memory
    Liu R.-C.
    Zhang J.-C.
    Luo Y.-P.
    Jin P.-Q.
    Ruan Jian Xue Bao/Journal of Software, 2022, 33 (03): : 832 - 848
  • [37] Resistance non-volatile memory - RRAM
    Ignatiev, Alex
    Wu, Naijuan
    Chen, Xin
    Nian, Yibo
    Papagianni, Christina
    Liu, Shangqing
    Strozier, John
    MATERIALS AND PROCESSES FOR NONVOLATILE MEMORIES II, 2007, 997 : 181 - 189
  • [38] Introduction to non-volatile memory technologies
    Asadinia, Marjan
    Sarbazi-Azad, Hamid
    DURABLE PHASE-CHANGE MEMORY ARCHITECTURES, 2020, 118 : 1 - 13
  • [39] Data Management in Non-Volatile Memory
    Viglas, Stratis D.
    SIGMOD'15: PROCEEDINGS OF THE 2015 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, 2015, : 1707 - 1711
  • [40] ODOMETER USING NON-VOLATILE MEMORY
    YATES, P
    ELECTRONIC ENGINEERING, 1984, 56 (687): : 169 - 172