Observation of Current Enhancement Due to Drain-Induced Drain Tunneling in Tunnel Field-Effect Transistors

被引:0
|
作者
Mallik, Abhijit [1 ]
Chattopadhyay, Avik [1 ]
机构
[1] Univ Calcutta, Dept Elect Sci, Kolkata 700009, W Bengal, India
关键词
PERFORMANCE; IMPROVEMENT; FET;
D O I
10.1143/JJAP.51.084301
中图分类号
O59 [应用物理学];
学科分类号
摘要
It is well-established that a tunnel field-effect transistor (TFET) may or may not show a good drain current saturation in its output characteristics, depending upon its device structure. In this paper, we report for the first time a new phenomenon in double-gate silicon TFETs, which causes a sudden increase in its drain current at larger drain voltages, independent of whether they show a good output current saturation or not in the initial portion of their output characteristics. It is observed that larger drain voltages result in band-to-band tunneling of the electrons occurring from the valance band of the channel to the conduction band of the drain, which causes such sudden increase of drain current. (C) 2012 The Japan Society of Applied Physics
引用
收藏
页数:4
相关论文
共 50 条
  • [32] Enhancement of capacitance benefit by drain offset structure in tunnel field-effect transistor circuit speed associated with tunneling probability increase
    Asai, Hidehiro
    Mori, Takahiro
    Matsukawa, Takashi
    Hattori, Junichi
    Endo, Kazuhiko
    Fukuda, Koichi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (04)
  • [33] Transient Analysis of Tunnel Field-Effect Transistor with Raised Drain
    Kim, Jang Hyun
    Kim, HyunWoo
    Shin, Seong-Su
    Kim, Sangwan
    Park, Byung-Gook
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2019, 19 (10) : 6212 - 6216
  • [34] Fringing-Induced Drain Current Improvement in the Tunnel Field-Effect Transistor With High-κ Gate Dielectrics
    Schlosser, Martin
    Bhuwalka, Krishna K.
    Sauter, Martin
    Zilbauer, Thomas
    Sulima, Torsten
    Eisele, Ignaz
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (01) : 100 - 108
  • [35] Analytical current model of tunneling field-effect transistor considering the impacts of both gate and drain voltages on tunneling
    Wang Chao
    Wu ChunLei
    Wang JiaXin
    Huang QianQian
    Huang Ru
    SCIENCE CHINA-INFORMATION SCIENCES, 2015, 58 (02) : 1 - 8
  • [36] Analytical current model of tunneling field-effect transistor considering the impacts of both gate and drain voltages on tunneling
    WANG Chao
    WU ChunLei
    WANG JiaXin
    HUANG QianQian
    HUANG Ru
    ScienceChina(InformationSciences), 2015, 58 (02) : 174 - 181
  • [37] A drain current data capture system for metal-ferroelectric-semiconductor field-effect transistors
    Bailey, MA
    Ho, FD
    INTEGRATED FERROELECTRICS, 2001, 32 (1-4) : 713 - 724
  • [38] Characterization of Drain-Induced Barrier Lowering in GaN HEMTs Using a Drain Current Injection Technique
    Hult, Bjorn
    Bergsten, Johan
    Castillo, Ragnar Ferrand-Drake Del
    Darakchieva, Vanya
    Malmros, Anna
    Hjelmgren, Hans
    Thorsell, Mattias
    Rorsman, Niklas
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, : 7383 - 7389
  • [39] Enhancement of tunneling current in phosphorene tunnel field effect transistors by surface defects
    Lu, Juan
    Fan, Zhi-Qiang
    Gong, Jian
    Chen, Jie-Zhi
    ManduLa, Huhe
    Zhang, Yan-Yang
    Yang, Shen-Yuan
    Jiang, Xiang-Wei
    PHYSICAL CHEMISTRY CHEMICAL PHYSICS, 2018, 20 (08) : 5699 - 5707
  • [40] ON THE DRAIN CURRENT SATURATION IN CARBON NANOTUBE FIELD EFFECT TRANSISTORS
    Benfdila, A.
    Abbas, S.
    Izquierdo, R.
    Talmat, R.
    Vaseashta, A.
    NANO, 2010, 5 (03) : 161 - 165