Analyzing fault models for reversible logic circuits

被引:0
|
作者
Zhong, Jing [1 ]
Muzio, Jon C. [1 ]
机构
[1] Univ Victoria, Victoria, BC V8W 3P6, Canada
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Reversible logic computing is a rapidly developing research area. Testing such circuits is obviously an important issue. In this paper, we consider a new fault model, labeled crosspoint faults, for reversible logic circuits. A randomized Automatic Test Pattern Generation algorithm targeting this specific kind of fault is introduced and analyzed. Simulation results show that the algorithm yields very good performance. The relationship between the crosspoint faults and stuck-at faults is also investigated. We show that the crosspoint fault model is a better fault model for reversible circuits since it dominates the traditional stuck-at fault model in most instances.
引用
收藏
页码:2407 / 2412
页数:6
相关论文
共 50 条
  • [31] Multiple-Valued Reversible Logic Circuits
    De Vos, Alexis
    Van Rentergem, Yvan
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2009, 15 (5-6) : 489 - 505
  • [32] Review on Reversible Logic Circuits and its Application
    Khanam, Ruqaiya
    Rahman, Abdul
    Pushpam
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2017, : 1537 - 1542
  • [33] Offline Testing of Reversible Logic Circuits: An Analysis
    Gaur, Hari Mohan
    Singh, Ashutosh Kumar
    Ghanekar, Umesh
    INTEGRATION-THE VLSI JOURNAL, 2018, 62 : 50 - 67
  • [34] Qubit Models for Logic Circuits
    Hahanov, Vladimir
    Chumachenko, Svetlana
    Hahanova, Anna
    Dementiev, Sergey
    2013 12TH INTERNATIONAL CONFERENCE ON THE EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS (CADSM 2013), 2013, : 115 - 119
  • [35] Novel Synthesis Methodology for Fault Tolerant Reversible Circuits by Bounded Model Checking for Linear Temporal Logic
    Li, Ming-Cui
    Zhou, Ri-Gui
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (06)
  • [36] Design of Combinational Logic circuits for Low power Reversible Logic circuits in Quantum Cellular Automata
    Anand, I. Vivek
    Kamaraj, A.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [37] Online Multiple Fault Detection in Reversible Circuits
    Farazmand, Navid
    Zamani, Masoud
    Tahoori, Mehdi B.
    2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 429 - 437
  • [38] A New Solution for Fault Localization of Reversible Circuits
    Li, Ming-Cui
    Zhou, Ri-Gui
    2013 FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS DESIGN AND ENGINEERING APPLICATIONS, 2013, : 32 - 35
  • [39] Fault Detection in Parity Preserving Reversible Circuits
    Przigoda, Nils
    Dueck, Gerhard
    Wille, Robert
    Drechsler, Rolf
    2016 IEEE 46TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2016), 2016, : 44 - 49
  • [40] Towards Implementation of Fault Tolerant Reversible Circuits
    Jain, Anugrah
    Jain, Sushil Chandra
    2013 1ST INTERNATIONAL CONFERENCE ON EMERGING TRENDS AND APPLICATIONS IN COMPUTER SCIENCE (ICETACS), 2013, : 86 - 91