Vertically Stacked Multilayer Photonics on Bulk Silicon Toward Three-Dimensional Integration

被引:22
|
作者
Zhu, Shiyang [1 ]
Lo, Guo-Qiang [1 ]
机构
[1] ASTAR, Inst Microelect, Sci Pk 2, Singapore 117685, Singapore
关键词
Aluminum nitride; CMOS compatibility; hydrogenated amorphous silicon; photonic devices; photonic integrated circuits; silicon photonics; WAVE-GUIDE; FABRICATION; COMPONENTS; CIRCUITS;
D O I
10.1109/JLT.2015.2499761
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Vertically stacked hydrogenated amorphous silicon (a-Si: H) and aluminum nitride (AlN) photonic circuits are fabricated on bulk silicon using complementary metaloxide semiconductor back-end-of-line-compatible technology. The 0.5 mu m x 0.22 mu m a-Si: H and 1 mu m x 0.4 mu m AlN channel waveguides exhibit relatively low propagation losses of similar to 3.8 and similar to 1.4 dB/cm at 1550-nm telecom wavelengths, respectively, thus enabling the realization of various high-performance photonic devices on these two layers, such as multimode interference power splitters, waveguide ring resonators, arrayed-waveguide gratings, etc. In particular, the a-Si: H layer is suitable for ultra-compact thermo-optic (TO) devices because of its large refractive index of similar to 3.5 and large TO coefficient (TOC) of similar to 2.60x10(-4) K-1, whereas the AlN layer is suitable for large-size temperature-insensitive devices because of its relatively small refractive index of similar to 2.0 and small TOC of similar to 3.56 x 10(-5) K-1. A cascade directional coupler structure is proposed for connection between these two layers, which provides coupling efficiency of similar to -1.0 dB, as estimated from numerical simulations. The feasibility of stacking different photonic layers on bulk Si paves the way to realize complex 3-D photonic circuits on chip which are not possible in the conventional single-layer configuration.
引用
收藏
页码:386 / 392
页数:7
相关论文
共 50 条
  • [21] Investigating the regrowth surface of Si:P δ-layers toward vertically stacked three dimensional devices
    McKibbin, S. R.
    Clarke, W. R.
    Fuhrer, A.
    Reusch, T. C. G.
    Simmons, M. Y.
    APPLIED PHYSICS LETTERS, 2009, 95 (23)
  • [22] Optimization of Doping Concentration for Three-Dimensional Bulk Silicon Microrefrigerators
    Zhang, Yan
    Zeng, Gehong
    Shakouri, Ali
    Wang, Peng
    Yang, Bao
    Bar-Cohen, Avram
    TWENTY SECOND ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2006, 2006, : 232 - +
  • [23] Three-dimensional nanohelices for chiral photonics
    Tasco, V.
    Esposito, M.
    Todisco, F.
    Benedetti, A.
    Cuscuna, M.
    Sanvitto, D.
    Passaseo, A.
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2016, 122 (04):
  • [24] THREE-DIMENSIONAL MICROELECTRODES ARRAY BASED ON VERTICALLY STACKED BEADS FOR MAPPING NEURONS' ELECTROPHYSIOLOGICAL ACTIVITY
    Lorenzelli, Leandro
    Spanu, Andrea
    Pedrotti, Severno
    Tedesco, Mariateresa
    Martinoia, Sergio
    2019 20TH INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS, ACTUATORS AND MICROSYSTEMS & EUROSENSORS XXXIII (TRANSDUCERS & EUROSENSORS XXXIII), 2019, : 987 - 990
  • [25] Minimizing Temperature Nonuniformity by Optimal Arrangement of Hotspots in Vertically Stacked Three-Dimensional Integrated Circuits
    Rangarajan, Srikanth
    Hadad, Yaser
    Choobineh, Leila
    Sammakia, Bahgat
    JOURNAL OF ELECTRONIC PACKAGING, 2020, 142 (04)
  • [26] Tunable Multiport Three-dimensional Photonics
    Chaboyer, Zachary J.
    Meany, Thomas
    Helt, L. G.
    Steel, M. J.
    Withford, M. J.
    2014 OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE AND AUSTRALIAN CONFERENCE ON OPTICAL FIBRE TECHNOLOGY (OECC/ACOFT 2014), 2014, : 159 - 161
  • [27] Three-dimensional nanohelices for chiral photonics
    V. Tasco
    M. Esposito
    F. Todisco
    A. Benedetti
    M. Cuscunà
    D. Sanvitto
    A. Passaseo
    Applied Physics A, 2016, 122
  • [28] Three-dimensional integration of silicon-on-insulator RF amplifier
    Chen, C. L.
    Chen, C. K.
    Yost, D. -R.
    Knecht, J. M.
    Wyatt, P. W.
    Burns, J. A.
    Warner, K.
    Gouker, P. M.
    Healey, P.
    Wheeler, B.
    Keast, C. L.
    ELECTRONICS LETTERS, 2008, 44 (12) : 746 - U139
  • [29] Low temperature silicon circuit layering for three-dimensional integration
    Kim, SK
    Xue, L
    Tiwari, S
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 136 - 138
  • [30] Toward the formation of three-dimensional nanostructures by electrochemical etching of silicon
    Kleimann, P
    Badel, X
    Linnros, J
    APPLIED PHYSICS LETTERS, 2005, 86 (18) : 1 - 3