New dual-material SG nanoscale MOSFET: Analytical threshold-voltage model

被引：70
|
作者：
Kumar, MJ [1 ]
Orouji, AA
Dhakad, H
机构：
[1] Indian Inst Technol, Dept Elect Engn, New Delhi 110016, India
[2] Semnan Univ, Dept Elect Engn, Semnan 35195363, Iran
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2006年 / 53卷 / 04期
关键词：
device scaling; insulated gate field effect transistor; short-channel effects (SCEs); surrounding-gate (SGT) MOSFET; threshold voltage; two-dimensional (2-D) modeling;
D O I：
10.1109/TED.2006.870422
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new analytical model for the surface potential and threshold voltage of a surrounding-gate MOSFET with dual-material gate is presented to investigate the short-channel effects. The model results accurately predict the threshold-voltage "rolloff" for channel lengths even less than 90 urn. The accuracy of the model results is verified using two-dimensional simulation.
引用
收藏
页码：920 / 923
页数：4
相关论文
共 50 条
  • [31] Analytical subthreshold current model of the dual-material tri-gate (DMTG) MOSFET and its application for subthreshold logic gate
    Liu, Wentao
    Chiang, Te-Kuang
    Yan, Yan
    Liou, Juin J.
    ENGINEERING RESEARCH EXPRESS, 2022, 4 (04):
  • [32] A single-halo dual-material gate SOI MOSFET
    Li, Zunchao
    Jiang, Yaolin
    Zhang, Lili
    2007 INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY, 2007, : 66 - +
  • [33] Quantum Analytical Modeling for Device Parameters and I-V Characteristics of Nanoscale Dual-Material Double-Gate Silicon-on-Nothing MOSFET
    Shee, Sharmistha
    Bhattacharyya, Gargee
    Sarkar, Subir Kumar
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (08) : 2697 - 2704
  • [34] Analytical model for the threshold voltage of dual material gate (DMG) partially depleted SOI MOSFET and evidence for reduced short-channel effects
    Kumar, MJ
    Reddy, GV
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1204 - 1207
  • [35] A two-dimensional analytical model for channel potential and threshold voltage of short channel dual material gate lightly doped drain MOSFET
    Shweta Tripathi
    Chinese Physics B, 2014, (11) : 624 - 629
  • [36] A two-dimensional analytical model for channel potential and threshold voltage of short channel dual material gate lightly doped drain MOSFET
    Tripathi, Shweta
    CHINESE PHYSICS B, 2014, 23 (11)
  • [37] Dual-material double-gate tunnel FET: gate threshold voltage modeling and extraction
    Samantha Lubaba Noor
    Samia Safa
    Md. Ziaur Rahman Khan
    Journal of Computational Electronics, 2016, 15 : 763 - 769
  • [38] Compact analytical threshold-voltage model of nanoscale fully depleted strained-Si on silicon-germanium-on-insulator (SGOI) MOSFETs
    Venkataraman, Vivek
    Nawal, Susheel
    Kumar, M. Jagadesh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (03) : 554 - 562
  • [39] Dual-material double-gate tunnel FET: gate threshold voltage modeling and extraction
    Noor, Samantha Lubaba
    Safa, Samia
    Khan, Md. Ziaur Rahman
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (03) : 763 - 769
  • [40] Low power ROM Employing Dynamic Threshold-Voltage MOSFET (DTMOS) Technique
    Mustapa, M.
    Mohd-Yasin, F.
    Khaw, M. K.
    Reaz, M. B. I.
    Kordesch, A.
    ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 103 - +
12345